2016-10-31 15:18:39 -04:00
|
|
|
/*
|
2017-08-27 15:02:50 -04:00
|
|
|
* This file is part of the MicroPython project, http://micropython.org/
|
2016-10-31 15:18:39 -04:00
|
|
|
*
|
|
|
|
* The MIT License (MIT)
|
|
|
|
*
|
|
|
|
* Copyright (c) 2016 Damien P. George
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "shared-bindings/microcontroller/__init__.h"
|
2017-04-10 16:32:19 -04:00
|
|
|
#include "shared-bindings/busio/UART.h"
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2016-12-19 19:36:32 -05:00
|
|
|
#include "mpconfigport.h"
|
2018-12-04 15:05:39 -05:00
|
|
|
#include "lib/utils/interrupt_char.h"
|
2016-10-31 15:18:39 -04:00
|
|
|
#include "py/gc.h"
|
|
|
|
#include "py/mperrno.h"
|
2017-02-24 09:13:07 -05:00
|
|
|
#include "py/runtime.h"
|
2016-10-31 15:18:39 -04:00
|
|
|
#include "py/stream.h"
|
2018-07-31 19:53:54 -04:00
|
|
|
#include "supervisor/shared/translate.h"
|
2019-11-18 09:22:41 -05:00
|
|
|
#include "supervisor/shared/tick.h"
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
#include "hpl_sercom_config.h"
|
|
|
|
#include "peripheral_clk_config.h"
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
#include "hal/include/hal_gpio.h"
|
|
|
|
#include "hal/include/hal_usart_async.h"
|
|
|
|
#include "hal/include/hpl_usart_async.h"
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2018-06-15 19:16:21 -04:00
|
|
|
#include "samd/sercom.h"
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2020-05-10 23:45:42 -04:00
|
|
|
#define UART_DEBUG(...) (void)0
|
|
|
|
// #define UART_DEBUG(...) mp_printf(&mp_plat_print __VA_OPT__(,) __VA_ARGS__)
|
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
// Do-nothing callback needed so that usart_async code will enable rx interrupts.
|
|
|
|
// See comment below re usart_async_register_callback()
|
|
|
|
static void usart_async_rxc_callback(const struct usart_async_descriptor *const descr) {
|
|
|
|
// Nothing needs to be done by us.
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
void common_hal_busio_uart_construct(busio_uart_obj_t *self,
|
2020-02-18 11:00:25 -05:00
|
|
|
const mcu_pin_obj_t * tx, const mcu_pin_obj_t * rx,
|
|
|
|
const mcu_pin_obj_t * rts, const mcu_pin_obj_t * cts,
|
|
|
|
const mcu_pin_obj_t * rs485_dir, bool rs485_invert,
|
|
|
|
uint32_t baudrate, uint8_t bits, uart_parity_t parity, uint8_t stop,
|
2020-05-18 08:04:55 -04:00
|
|
|
mp_float_t timeout, uint16_t receiver_buffer_size, byte* receiver_buffer,
|
|
|
|
bool sigint_enabled) {
|
2020-02-18 11:00:25 -05:00
|
|
|
|
2016-10-31 15:18:39 -04:00
|
|
|
Sercom* sercom = NULL;
|
2018-03-19 21:40:04 -04:00
|
|
|
uint8_t sercom_index = 255; // Unset index
|
2018-02-21 16:30:26 -05:00
|
|
|
uint32_t rx_pinmux = 0;
|
|
|
|
uint8_t rx_pad = 255; // Unset pad
|
|
|
|
uint32_t tx_pinmux = 0;
|
|
|
|
uint8_t tx_pad = 255; // Unset pad
|
|
|
|
|
2020-02-28 23:32:24 -05:00
|
|
|
if ((rts != NULL) || (cts != NULL) || (rs485_dir != NULL) || (rs485_invert)) {
|
2020-02-18 11:00:25 -05:00
|
|
|
mp_raise_ValueError(translate("RTS/CTS/RS485 Not yet supported on this device"));
|
|
|
|
}
|
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
if (bits > 8) {
|
2018-07-31 19:53:54 -04:00
|
|
|
mp_raise_NotImplementedError(translate("bytes > 8 bits not supported"));
|
2018-02-21 16:30:26 -05:00
|
|
|
}
|
|
|
|
|
2020-02-28 23:32:24 -05:00
|
|
|
bool have_tx = tx != NULL;
|
|
|
|
bool have_rx = rx != NULL;
|
2018-02-21 16:30:26 -05:00
|
|
|
if (!have_tx && !have_rx) {
|
2018-07-31 19:53:54 -04:00
|
|
|
mp_raise_ValueError(translate("tx and rx cannot both be None"));
|
2018-02-21 16:30:26 -05:00
|
|
|
}
|
2018-03-14 14:08:01 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
self->baudrate = baudrate;
|
|
|
|
self->character_bits = bits;
|
2018-12-03 11:00:35 -05:00
|
|
|
self->timeout_ms = timeout * 1000;
|
2018-02-21 16:30:26 -05:00
|
|
|
|
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
|
|
|
|
2016-10-31 15:18:39 -04:00
|
|
|
for (int i = 0; i < NUM_SERCOMS_PER_PIN; i++) {
|
|
|
|
Sercom* potential_sercom = NULL;
|
2018-02-21 16:30:26 -05:00
|
|
|
if (have_tx) {
|
|
|
|
sercom_index = tx->sercom[i].index;
|
2018-03-14 14:08:01 -04:00
|
|
|
if (sercom_index >= SERCOM_INST_NUM) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
potential_sercom = sercom_insts[sercom_index];
|
2019-07-07 21:08:39 -04:00
|
|
|
#ifdef SAMD21
|
|
|
|
if (potential_sercom->USART.CTRLA.bit.ENABLE != 0 ||
|
2016-10-31 15:18:39 -04:00
|
|
|
!(tx->sercom[i].pad == 0 ||
|
|
|
|
tx->sercom[i].pad == 2)) {
|
|
|
|
continue;
|
|
|
|
}
|
2019-07-07 21:08:39 -04:00
|
|
|
#endif
|
|
|
|
#ifdef SAMD51
|
|
|
|
if (potential_sercom->USART.CTRLA.bit.ENABLE != 0 ||
|
|
|
|
!(tx->sercom[i].pad == 0)) {
|
|
|
|
continue;
|
|
|
|
}
|
|
|
|
#endif
|
2018-07-31 17:01:01 -04:00
|
|
|
tx_pinmux = PINMUX(tx->number, (i == 0) ? MUX_C : MUX_D);
|
2016-10-31 15:18:39 -04:00
|
|
|
tx_pad = tx->sercom[i].pad;
|
2020-02-28 23:32:24 -05:00
|
|
|
if (rx == NULL) {
|
2016-10-31 15:18:39 -04:00
|
|
|
sercom = potential_sercom;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
for (int j = 0; j < NUM_SERCOMS_PER_PIN; j++) {
|
2018-03-14 14:08:01 -04:00
|
|
|
if (((!have_tx && rx->sercom[j].index < SERCOM_INST_NUM &&
|
|
|
|
sercom_insts[rx->sercom[j].index]->USART.CTRLA.bit.ENABLE == 0) ||
|
|
|
|
sercom_index == rx->sercom[j].index) &&
|
2016-10-31 15:18:39 -04:00
|
|
|
rx->sercom[j].pad != tx_pad) {
|
2018-07-31 17:01:01 -04:00
|
|
|
rx_pinmux = PINMUX(rx->number, (j == 0) ? MUX_C : MUX_D);
|
2016-10-31 15:18:39 -04:00
|
|
|
rx_pad = rx->sercom[j].pad;
|
2018-03-14 14:08:01 -04:00
|
|
|
sercom = sercom_insts[rx->sercom[j].index];
|
2018-02-21 16:30:26 -05:00
|
|
|
sercom_index = rx->sercom[j].index;
|
2016-10-31 15:18:39 -04:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (sercom != NULL) {
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
if (sercom == NULL) {
|
2018-07-31 19:53:54 -04:00
|
|
|
mp_raise_ValueError(translate("Invalid pins"));
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
2018-02-21 16:30:26 -05:00
|
|
|
if (!have_tx) {
|
2016-10-31 15:18:39 -04:00
|
|
|
tx_pad = 0;
|
|
|
|
if (rx_pad == 0) {
|
|
|
|
tx_pad = 2;
|
|
|
|
}
|
|
|
|
}
|
2018-02-21 16:30:26 -05:00
|
|
|
if (!have_rx) {
|
2016-10-31 15:18:39 -04:00
|
|
|
rx_pad = (tx_pad + 1) % 4;
|
|
|
|
}
|
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
// Set up clocks on SERCOM.
|
|
|
|
samd_peripherals_sercom_clock_init(sercom, sercom_index);
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
if (rx && receiver_buffer_size > 0) {
|
|
|
|
self->buffer_length = receiver_buffer_size;
|
2018-08-01 21:21:20 -04:00
|
|
|
// Initially allocate the UART's buffer in the long-lived part of the
|
|
|
|
// heap. UARTs are generally long-lived objects, but the "make long-
|
|
|
|
// lived" machinery is incapable of moving internal pointers like
|
|
|
|
// self->buffer, so do it manually. (However, as long as internal
|
|
|
|
// pointers like this are NOT moved, allocating the buffer
|
|
|
|
// in the long-lived pool is not strictly necessary)
|
|
|
|
self->buffer = (uint8_t *) gc_alloc(self->buffer_length * sizeof(uint8_t), false, true);
|
2018-02-21 16:30:26 -05:00
|
|
|
if (self->buffer == NULL) {
|
|
|
|
common_hal_busio_uart_deinit(self);
|
2020-01-29 20:32:07 -05:00
|
|
|
mp_raise_msg_varg(&mp_type_MemoryError, translate("Failed to allocate RX buffer of %d bytes"), self->buffer_length * sizeof(uint8_t));
|
2018-02-21 16:30:26 -05:00
|
|
|
}
|
|
|
|
} else {
|
|
|
|
self->buffer_length = 0;
|
|
|
|
self->buffer = NULL;
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
if (usart_async_init(usart_desc_p, sercom, self->buffer, self->buffer_length, NULL) != ERR_NONE) {
|
2018-07-31 19:53:54 -04:00
|
|
|
mp_raise_ValueError(translate("Could not initialize UART"));
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
// usart_async_init() sets a number of defaults based on a prototypical SERCOM
|
|
|
|
// which don't necessarily match what we need. After calling it, set the values
|
|
|
|
// specific to this instantiation of UART.
|
2018-03-14 14:08:01 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
// Set pads computed for this SERCOM.
|
|
|
|
// TXPO:
|
|
|
|
// 0x0: TX pad 0; no RTS/CTS
|
|
|
|
// 0x1: TX pad 2; no RTS/CTS
|
|
|
|
// 0x2: TX pad 0; RTS: pad 2, CTS: pad 3 (not used by us right now)
|
|
|
|
// So divide by 2 to map pad to value.
|
|
|
|
// RXPO:
|
|
|
|
// 0x0: RX pad 0
|
|
|
|
// 0x1: RX pad 1
|
|
|
|
// 0x2: RX pad 2
|
|
|
|
// 0x3: RX pad 3
|
2019-02-13 11:42:09 -05:00
|
|
|
|
|
|
|
// Doing a group mask and set of the registers saves 60 bytes over setting the bitfields individually.
|
|
|
|
|
|
|
|
sercom->USART.CTRLA.reg &= ~(SERCOM_USART_CTRLA_TXPO_Msk |
|
|
|
|
SERCOM_USART_CTRLA_RXPO_Msk |
|
|
|
|
SERCOM_USART_CTRLA_FORM_Msk);
|
|
|
|
sercom->USART.CTRLA.reg |= SERCOM_USART_CTRLA_TXPO(tx_pad / 2) |
|
|
|
|
SERCOM_USART_CTRLA_RXPO(rx_pad) |
|
|
|
|
(parity == PARITY_NONE ? 0 : SERCOM_USART_CTRLA_FORM(1));
|
2018-02-21 16:30:26 -05:00
|
|
|
|
|
|
|
// Enable tx and/or rx based on whether the pins were specified.
|
2019-02-11 19:56:27 -05:00
|
|
|
// CHSIZE is 0 for 8 bits, 5, 6, 7 for 5, 6, 7 bits. 1 for 9 bits, but we don't support that.
|
2019-02-13 11:42:09 -05:00
|
|
|
sercom->USART.CTRLB.reg &= ~(SERCOM_USART_CTRLB_TXEN |
|
|
|
|
SERCOM_USART_CTRLB_RXEN |
|
|
|
|
SERCOM_USART_CTRLB_PMODE |
|
|
|
|
SERCOM_USART_CTRLB_SBMODE |
|
|
|
|
SERCOM_USART_CTRLB_CHSIZE_Msk);
|
|
|
|
sercom->USART.CTRLB.reg |= (have_tx ? SERCOM_USART_CTRLB_TXEN : 0) |
|
|
|
|
(have_rx ? SERCOM_USART_CTRLB_RXEN : 0) |
|
|
|
|
(parity == PARITY_ODD ? SERCOM_USART_CTRLB_PMODE : 0) |
|
|
|
|
(stop > 1 ? SERCOM_USART_CTRLB_SBMODE : 0) |
|
|
|
|
SERCOM_USART_CTRLB_CHSIZE(bits % 8);
|
2019-02-11 19:56:27 -05:00
|
|
|
|
|
|
|
// Set baud rate
|
2018-02-21 16:30:26 -05:00
|
|
|
common_hal_busio_uart_set_baudrate(self, baudrate);
|
|
|
|
|
|
|
|
// Turn on rx interrupt handling. The UART async driver has its own set of internal callbacks,
|
|
|
|
// which are set up by uart_async_init(). These in turn can call user-specified callbacks.
|
|
|
|
// In fact, the actual interrupts are not enabled unless we set up a user-specified callback.
|
|
|
|
// This is confusing. It's explained in the Atmel START User Guide -> Implementation Description ->
|
|
|
|
// Different read function behavior in some asynchronous drivers. As of this writing:
|
|
|
|
// http://start.atmel.com/static/help/index.html?GUID-79201A5A-226F-4FBB-B0B8-AB0BE0554836
|
|
|
|
// Look at the ASFv4 code example for async USART.
|
|
|
|
usart_async_register_callback(usart_desc_p, USART_ASYNC_RXC_CB, usart_async_rxc_callback);
|
2018-03-14 14:08:01 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
|
|
|
|
if (have_tx) {
|
2018-07-31 17:01:01 -04:00
|
|
|
gpio_set_pin_direction(tx->number, GPIO_DIRECTION_OUT);
|
|
|
|
gpio_set_pin_pull_mode(tx->number, GPIO_PULL_OFF);
|
|
|
|
gpio_set_pin_function(tx->number, tx_pinmux);
|
|
|
|
self->tx_pin = tx->number;
|
2018-02-21 16:30:26 -05:00
|
|
|
claim_pin(tx);
|
|
|
|
} else {
|
|
|
|
self->tx_pin = NO_PIN;
|
|
|
|
}
|
2018-03-14 14:08:01 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
if (have_rx) {
|
2018-07-31 17:01:01 -04:00
|
|
|
gpio_set_pin_direction(rx->number, GPIO_DIRECTION_IN);
|
|
|
|
gpio_set_pin_pull_mode(rx->number, GPIO_PULL_OFF);
|
|
|
|
gpio_set_pin_function(rx->number, rx_pinmux);
|
|
|
|
self->rx_pin = rx->number;
|
2018-02-21 16:30:26 -05:00
|
|
|
claim_pin(rx);
|
|
|
|
} else {
|
|
|
|
self->rx_pin = NO_PIN;
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
usart_async_enable(usart_desc_p);
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2017-10-02 20:49:40 -04:00
|
|
|
bool common_hal_busio_uart_deinited(busio_uart_obj_t *self) {
|
|
|
|
return self->rx_pin == NO_PIN && self->tx_pin == NO_PIN;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
void common_hal_busio_uart_deinit(busio_uart_obj_t *self) {
|
2017-10-02 20:49:40 -04:00
|
|
|
if (common_hal_busio_uart_deinited(self)) {
|
|
|
|
return;
|
|
|
|
}
|
2018-02-21 16:30:26 -05:00
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
|
|
|
usart_async_disable(usart_desc_p);
|
|
|
|
usart_async_deinit(usart_desc_p);
|
2018-08-31 17:46:03 -04:00
|
|
|
reset_pin_number(self->rx_pin);
|
|
|
|
reset_pin_number(self->tx_pin);
|
2017-10-02 20:49:40 -04:00
|
|
|
self->rx_pin = NO_PIN;
|
|
|
|
self->tx_pin = NO_PIN;
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
// Read characters.
|
2017-04-10 16:32:19 -04:00
|
|
|
size_t common_hal_busio_uart_read(busio_uart_obj_t *self, uint8_t *data, size_t len, int *errcode) {
|
2018-02-21 16:30:26 -05:00
|
|
|
if (self->rx_pin == NO_PIN) {
|
2018-07-31 19:53:54 -04:00
|
|
|
mp_raise_ValueError(translate("No RX pin"));
|
2018-02-21 16:30:26 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
|
|
|
|
|
|
|
if (len == 0) {
|
|
|
|
// Nothing to read.
|
|
|
|
return 0;
|
|
|
|
}
|
2018-03-14 14:08:01 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
struct io_descriptor *io;
|
|
|
|
usart_async_get_io_descriptor(usart_desc_p, &io);
|
|
|
|
|
2016-10-31 15:18:39 -04:00
|
|
|
size_t total_read = 0;
|
2019-11-18 09:22:41 -05:00
|
|
|
uint64_t start_ticks = supervisor_ticks_ms64();
|
2018-02-21 16:30:26 -05:00
|
|
|
|
|
|
|
// Busy-wait until timeout or until we've read enough chars.
|
2019-11-18 09:22:41 -05:00
|
|
|
while (supervisor_ticks_ms64() - start_ticks <= self->timeout_ms) {
|
2018-02-21 16:30:26 -05:00
|
|
|
// Read as many chars as we can right now, up to len.
|
|
|
|
size_t num_read = io_read(io, data, len);
|
|
|
|
|
|
|
|
// Advance pointer in data buffer, and decrease how many chars left to read.
|
|
|
|
data += num_read;
|
|
|
|
len -= num_read;
|
|
|
|
total_read += num_read;
|
|
|
|
if (len == 0) {
|
|
|
|
// Don't need to read any more: data buf is full.
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
if (num_read > 0) {
|
|
|
|
// Reset the timeout on every character read.
|
2019-11-18 09:22:41 -05:00
|
|
|
start_ticks = supervisor_ticks_ms64();
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
2019-08-11 09:38:59 -04:00
|
|
|
RUN_BACKGROUND_TASKS;
|
2018-12-04 15:05:39 -05:00
|
|
|
// Allow user to break out of a timeout with a KeyboardInterrupt.
|
|
|
|
if (mp_hal_is_interrupted()) {
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
// If we are zero timeout, make sure we don't loop again (in the event
|
|
|
|
// we read in under 1ms)
|
|
|
|
if (self->timeout_ms == 0) {
|
2018-09-01 13:07:30 -04:00
|
|
|
break;
|
2018-12-04 15:05:39 -05:00
|
|
|
}
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
2018-03-14 14:08:01 -04:00
|
|
|
|
2018-06-12 17:03:27 -04:00
|
|
|
if (total_read == 0) {
|
|
|
|
*errcode = EAGAIN;
|
|
|
|
return MP_STREAM_ERROR;
|
|
|
|
}
|
|
|
|
|
2016-10-31 15:18:39 -04:00
|
|
|
return total_read;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Write characters.
|
2017-04-10 16:32:19 -04:00
|
|
|
size_t common_hal_busio_uart_write(busio_uart_obj_t *self, const uint8_t *data, size_t len, int *errcode) {
|
2018-02-21 16:30:26 -05:00
|
|
|
if (self->tx_pin == NO_PIN) {
|
2018-07-31 19:53:54 -04:00
|
|
|
mp_raise_ValueError(translate("No TX pin"));
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2018-02-21 16:30:26 -05:00
|
|
|
struct io_descriptor *io;
|
|
|
|
usart_async_get_io_descriptor(usart_desc_p, &io);
|
2016-10-31 15:18:39 -04:00
|
|
|
|
2019-11-27 12:52:11 -05:00
|
|
|
// Start writing characters. This is non-blocking and will
|
|
|
|
// return immediately after setting up the write.
|
2018-02-21 16:30:26 -05:00
|
|
|
if (io_write(io, data, len) < 0) {
|
|
|
|
*errcode = MP_EAGAIN;
|
|
|
|
return MP_STREAM_ERROR;
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2019-11-27 12:52:11 -05:00
|
|
|
// Busy-wait until all characters transmitted.
|
|
|
|
struct usart_async_status async_status;
|
|
|
|
while (true) {
|
|
|
|
usart_async_get_status(usart_desc_p, &async_status);
|
|
|
|
if (async_status.txcnt >= len) {
|
2018-02-21 16:30:26 -05:00
|
|
|
break;
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
2019-08-11 09:38:59 -04:00
|
|
|
RUN_BACKGROUND_TASKS;
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2018-12-03 11:00:35 -05:00
|
|
|
return len;
|
2018-02-21 16:30:26 -05:00
|
|
|
}
|
|
|
|
|
|
|
|
uint32_t common_hal_busio_uart_get_baudrate(busio_uart_obj_t *self) {
|
|
|
|
return self->baudrate;
|
|
|
|
}
|
|
|
|
|
|
|
|
void common_hal_busio_uart_set_baudrate(busio_uart_obj_t *self, uint32_t baudrate) {
|
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
|
|
|
usart_async_set_baud_rate(usart_desc_p,
|
|
|
|
// Samples and ARITHMETIC vs FRACTIONAL must correspond to USART_SAMPR in
|
|
|
|
// hpl_sercom_config.h.
|
|
|
|
_usart_async_calculate_baud_rate(baudrate, // e.g. 9600 baud
|
|
|
|
PROTOTYPE_SERCOM_USART_ASYNC_CLOCK_FREQUENCY,
|
|
|
|
16, // samples
|
|
|
|
USART_BAUDRATE_ASYNCH_ARITHMETIC,
|
|
|
|
0 // fraction - not used for ARITHMETIC
|
|
|
|
));
|
|
|
|
self->baudrate = baudrate;
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2019-11-27 12:52:11 -05:00
|
|
|
mp_float_t common_hal_busio_uart_get_timeout(busio_uart_obj_t *self) {
|
|
|
|
return (mp_float_t) (self->timeout_ms / 1000.0f);
|
|
|
|
}
|
|
|
|
|
|
|
|
void common_hal_busio_uart_set_timeout(busio_uart_obj_t *self, mp_float_t timeout) {
|
|
|
|
self->timeout_ms = timeout * 1000;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
uint32_t common_hal_busio_uart_rx_characters_available(busio_uart_obj_t *self) {
|
2018-09-12 17:19:43 -04:00
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
|
|
|
struct usart_async_status async_status;
|
|
|
|
usart_async_get_status(usart_desc_p, &async_status);
|
|
|
|
return async_status.rxcnt;
|
|
|
|
}
|
|
|
|
|
|
|
|
void common_hal_busio_uart_clear_rx_buffer(busio_uart_obj_t *self) {
|
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
|
|
|
usart_async_flush_rx_buffer(usart_desc_p);
|
|
|
|
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|
|
|
|
|
2019-11-27 12:52:11 -05:00
|
|
|
// True if there are no characters still to be written.
|
2017-04-10 16:32:19 -04:00
|
|
|
bool common_hal_busio_uart_ready_to_tx(busio_uart_obj_t *self) {
|
2018-02-21 16:30:26 -05:00
|
|
|
if (self->tx_pin == NO_PIN) {
|
2016-10-31 15:18:39 -04:00
|
|
|
return false;
|
|
|
|
}
|
2018-02-21 16:30:26 -05:00
|
|
|
// This assignment is only here because the usart_async routines take a *const argument.
|
2019-11-27 12:52:11 -05:00
|
|
|
struct usart_async_descriptor * const usart_desc_p = (struct usart_async_descriptor * const) &self->usart_desc;
|
|
|
|
struct usart_async_status async_status;
|
|
|
|
usart_async_get_status(usart_desc_p, &async_status);
|
|
|
|
return !(async_status.flags & USART_ASYNC_STATUS_BUSY);
|
2016-10-31 15:18:39 -04:00
|
|
|
}
|