djsundog/circuitpython
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
a9b34f45dc
circuitpython/ports/mimxrt10xx/linking
History
Scott Shawcroft 9d5742ebd1
Fix start on power up by providing Reset_Handler ourselves. 
On power up the FlexRAM banks are in an unknown config so we can't
rely on the stack until after we configure FlexRAM.
2020-01-18 11:54:01 -08:00
..
chip_family Refine iMX RT memory layout and add three boards 2020-01-17 17:36:08 -08:00
flash Refine iMX RT memory layout and add three boards 2020-01-17 17:36:08 -08:00
common.ld Fix start on power up by providing Reset_Handler ourselves. 2020-01-18 11:54:01 -08:00