djsundog
/
circuitpython
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
circuitpython/ports/stm32/boards/STM32F7DISC/pins.csv

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

104 lines
1.3 KiB
Plaintext
Raw Normal View History

stmhal: Add STM32F7DISC and associated changes.
2015-07-28 14:13:33 -04:00
A0,PA0
A1,PF10
A2,PF9
A3,PF8
A4,PF7
A5,PF6
D0,PC7
D1,PC6
D2,PG6
D3,PB4
D4,PG7
D5,PA8
D6,PH6
D7,PI3
D8,PI2
D9,PA15
D10,PI0
D11,PB15
D12,PB14
D13,PI1
D14,PB9
D15,PB8
LED,PI1
SW,PI11
TP1,PH2
TP2,PI8
TP3,PH15
stmhal: Add STM32F7 support for USB serial and storage. USB serial is now working for F7. Internal file storage is now working for F7. The flash is laid out a bit differently to the F4 - 4 x 32K, 1 x 128K with the rest 256K, so the internal storage is 96K. Added more pind definitions for STM32F7DISC board. Made USART1 be the default HWUART repl. The STLINK usb connector also looks like a USB serial port which is attached to USART1 on the STM32F7DISC.
2015-07-30 12:50:58 -04:00
AUDIO_INT,PD6
stmhal: Enable I2C support for F7 MCUs.
2015-08-04 02:04:57 -04:00
AUDIO_SDA,PH8
AUDIO_SCL,PH7
stmhal: Add STM32F7 support for USB serial and storage. USB serial is now working for F7. Internal file storage is now working for F7. The flash is laid out a bit differently to the F4 - 4 x 32K, 1 x 128K with the rest 256K, so the internal storage is 96K. Added more pind definitions for STM32F7DISC board. Made USART1 be the default HWUART repl. The STLINK usb connector also looks like a USB serial port which is attached to USART1 on the STM32F7DISC.
2015-07-30 12:50:58 -04:00
EXT_SDA,PB9
EXT_SCL,PB8
EXT_RST,PG3
stmhal/sdcard: Use mp_hal_pin_config function instead of HAL_GPIO_Init. There is a minor functional change with this patch, that the GPIO are now configured in fast mode, whereas they were in high speed mode before. But the SDIO should still work because SD CK frequency is at most 25MHz.
2016-12-21 22:53:03 -05:00
SD_D0,PC8
SD_D1,PC9
SD_D2,PC10
SD_D3,PC11
SD_CK,PC12
SD_CMD,PD2
stmhal: Add STM32F7 support for USB serial and storage. USB serial is now working for F7. Internal file storage is now working for F7. The flash is laid out a bit differently to the F4 - 4 x 32K, 1 x 128K with the rest 256K, so the internal storage is 96K. Added more pind definitions for STM32F7DISC board. Made USART1 be the default HWUART repl. The STLINK usb connector also looks like a USB serial port which is attached to USART1 on the STM32F7DISC.
2015-07-30 12:50:58 -04:00
SD_SW,PC13
stmhal: Add STM32F7DISC and associated changes.
2015-07-28 14:13:33 -04:00
LCD_BL_CTRL,PK3
stmhal: Add STM32F7 support for USB serial and storage. USB serial is now working for F7. Internal file storage is now working for F7. The flash is laid out a bit differently to the F4 - 4 x 32K, 1 x 128K with the rest 256K, so the internal storage is 96K. Added more pind definitions for STM32F7DISC board. Made USART1 be the default HWUART repl. The STLINK usb connector also looks like a USB serial port which is attached to USART1 on the STM32F7DISC.
2015-07-30 12:50:58 -04:00
LCD_INT,PI13
stmhal: Enable I2C support for F7 MCUs.
2015-08-04 02:04:57 -04:00
LCD_SDA,PH8
LCD_SCL,PH7
stmhal: Add STM32F7 support for USB serial and storage. USB serial is now working for F7. Internal file storage is now working for F7. The flash is laid out a bit differently to the F4 - 4 x 32K, 1 x 128K with the rest 256K, so the internal storage is 96K. Added more pind definitions for STM32F7DISC board. Made USART1 be the default HWUART repl. The STLINK usb connector also looks like a USB serial port which is attached to USART1 on the STM32F7DISC.
2015-07-30 12:50:58 -04:00
OTG_FS_POWER,PD5
OTG_FS_OVER_CURRENT,PD4
OTG_HS_OVER_CURRENT,PE3
USB_VBUS,PJ12
stmhal: Add STM32F7DISC and associated changes.
2015-07-28 14:13:33 -04:00
USB_ID,PA10
USB_DM,PA11
USB_DP,PA12
stmhal: Add STM32F7 support for USB serial and storage. USB serial is now working for F7. Internal file storage is now working for F7. The flash is laid out a bit differently to the F4 - 4 x 32K, 1 x 128K with the rest 256K, so the internal storage is 96K. Added more pind definitions for STM32F7DISC board. Made USART1 be the default HWUART repl. The STLINK usb connector also looks like a USB serial port which is attached to USART1 on the STM32F7DISC.
2015-07-30 12:50:58 -04:00
VCP_TX,PA9
VCP_RX,PB7
stm32/can: Allow CAN pins to be configured per board. This patch allows a given board to configure which pins are used for the CAN peripherals, in a similar way to all the other bus peripherals (I2C, UART, SPI). To enable CAN on a board the mpconfigboard.h file should define (for example): #define MICROPY_HW_CAN1_TX (pin_B9) #define MICROPY_HW_CAN1_RX (pin_B8) #define MICROPY_HW_CAN2_TX (pin_B13) #define MICROPY_HW_CAN2_RX (pin_B12) And the board config file should no longer define MICROPY_HW_ENABLE_CAN.
2018-04-11 02:27:48 -04:00
CAN_TX,PB13
CAN_RX,PB12
stm32/boards/STM32F7DISC: Enable lwIP and Ethernet peripheral.
2019-02-22 06:27:24 -05:00
ETH_MDC,PC1
ETH_MDIO,PA2
ETH_RMII_REF_CLK,PA1
ETH_RMII_CRS_DV,PA7
ETH_RMII_RXD0,PC4
ETH_RMII_RXD1,PC5
ETH_RMII_RXER,PG2
ETH_RMII_TX_EN,PG11
ETH_RMII_TXD0,PG13
ETH_RMII_TXD1,PG14
stm32/boards/STM32F7DISC: Enable onboard SDRAM. The default SYSCLK frequency is reduced to 192MHz because SDRAM requires it to be 200MHz or less.
2018-07-30 20:46:38 -04:00
SDRAM_SDCKE0,PC3
SDRAM_SDNE0,PH3
SDRAM_SDCLK,PG8
SDRAM_SDNCAS,PG15
SDRAM_SDNRAS,PF11
SDRAM_SDNWE,PH5
SDRAM_BA0,PG4
SDRAM_BA1,PG5
SDRAM_NBL0,PE0
SDRAM_NBL1,PE1
SDRAM_A0,PF0
SDRAM_A1,PF1
SDRAM_A2,PF2
SDRAM_A3,PF3
SDRAM_A4,PF4
SDRAM_A5,PF5
SDRAM_A6,PF12
SDRAM_A7,PF13
SDRAM_A8,PF14
SDRAM_A9,PF15
SDRAM_A10,PG0
SDRAM_A11,PG1
SDRAM_D0,PD14
SDRAM_D1,PD15
SDRAM_D2,PD0
SDRAM_D3,PD1
SDRAM_D4,PE7
SDRAM_D5,PE8
SDRAM_D6,PE9
SDRAM_D7,PE10
SDRAM_D8,PE11
SDRAM_D9,PE12
SDRAM_D10,PE13
SDRAM_D11,PE14
SDRAM_D12,PE15
SDRAM_D13,PD8
SDRAM_D14,PD9
SDRAM_D15,PD10