2016-11-03 18:50:59 -04:00
|
|
|
/*
|
|
|
|
* This file is part of the MicroPython project, http://micropython.org/
|
|
|
|
*
|
|
|
|
* The MIT License (MIT)
|
|
|
|
*
|
|
|
|
* Copyright (c) 2016 Scott Shawcroft
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a copy
|
|
|
|
* of this software and associated documentation files (the "Software"), to deal
|
|
|
|
* in the Software without restriction, including without limitation the rights
|
|
|
|
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
|
|
|
|
* copies of the Software, and to permit persons to whom the Software is
|
|
|
|
* furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice shall be included in
|
|
|
|
* all copies or substantial portions of the Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
|
|
|
|
* AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
|
|
|
|
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
|
|
|
|
* OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
|
|
|
|
* THE SOFTWARE.
|
|
|
|
*/
|
|
|
|
|
2016-11-30 18:08:34 -05:00
|
|
|
#include "shared-bindings/microcontroller/__init__.h"
|
2017-04-10 16:32:19 -04:00
|
|
|
#include "common-hal/busio/SPI.h"
|
2016-11-03 18:50:59 -04:00
|
|
|
#include "py/nlr.h"
|
|
|
|
|
|
|
|
#include "eagle_soc.h"
|
2017-10-25 02:05:20 -04:00
|
|
|
#include "ets_alt_task.h"
|
2016-12-06 13:31:38 -05:00
|
|
|
#include "c_types.h"
|
|
|
|
#include "gpio.h"
|
2017-10-25 02:05:20 -04:00
|
|
|
#include "hspi.h"
|
2016-11-03 18:50:59 -04:00
|
|
|
|
|
|
|
extern const mcu_pin_obj_t pin_MTMS;
|
|
|
|
extern const mcu_pin_obj_t pin_MTCK;
|
|
|
|
extern const mcu_pin_obj_t pin_MTDI;
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
void common_hal_busio_spi_construct(busio_spi_obj_t *self,
|
2016-11-03 18:50:59 -04:00
|
|
|
const mcu_pin_obj_t * clock, const mcu_pin_obj_t * mosi,
|
2016-11-30 18:08:34 -05:00
|
|
|
const mcu_pin_obj_t * miso) {
|
2017-02-19 07:15:23 -05:00
|
|
|
if (clock != &pin_MTMS || !((mosi == &pin_MTCK && miso == MP_OBJ_TO_PTR(mp_const_none)) ||
|
2017-04-17 19:44:48 -04:00
|
|
|
(mosi == MP_OBJ_TO_PTR(mp_const_none) && miso == &pin_MTDI) ||
|
|
|
|
(mosi == &pin_MTCK && miso == &pin_MTDI))) {
|
2016-11-03 18:50:59 -04:00
|
|
|
nlr_raise(mp_obj_new_exception_msg_varg(&mp_type_OSError,
|
|
|
|
"Pins not valid for SPI"));
|
|
|
|
}
|
2017-02-19 07:15:23 -05:00
|
|
|
|
|
|
|
uint32_t clock_div_flag = 0;
|
|
|
|
if (SPI_CLK_USE_DIV) {
|
|
|
|
clock_div_flag = 0x0001;
|
|
|
|
}
|
|
|
|
|
|
|
|
// Set bit 9 if 80MHz sysclock required
|
|
|
|
WRITE_PERI_REG(PERIPHS_IO_MUX, 0x105 | (clock_div_flag<<9));
|
|
|
|
// GPIO12 is HSPI MISO pin (Master Data In)
|
|
|
|
if (miso == &pin_MTDI) {
|
|
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTDI_U, 2);
|
|
|
|
}
|
|
|
|
// GPIO13 is HSPI MOSI pin (Master Data Out)
|
|
|
|
if (mosi == &pin_MTCK) {
|
|
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTCK_U, 2);
|
|
|
|
}
|
|
|
|
// GPIO14 is HSPI CLK pin (Clock)
|
|
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTMS_U, 2);
|
|
|
|
|
|
|
|
spi_clock(HSPI, SPI_CLK_PREDIV, SPI_CLK_CNTDIV);
|
|
|
|
spi_tx_byte_order(HSPI, SPI_BYTE_ORDER_HIGH_TO_LOW);
|
|
|
|
spi_rx_byte_order(HSPI, SPI_BYTE_ORDER_HIGH_TO_LOW);
|
|
|
|
|
|
|
|
SET_PERI_REG_MASK(SPI_USER(HSPI), SPI_CS_SETUP|SPI_CS_HOLD);
|
|
|
|
CLEAR_PERI_REG_MASK(SPI_USER(HSPI), SPI_FLASH_MODE);
|
2016-11-03 18:50:59 -04:00
|
|
|
}
|
|
|
|
|
2017-10-02 20:49:40 -04:00
|
|
|
bool common_hal_busio_spi_deinited(busio_spi_obj_t *self) {
|
|
|
|
return self->deinited;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
void common_hal_busio_spi_deinit(busio_spi_obj_t *self) {
|
2017-10-02 20:49:40 -04:00
|
|
|
if (common_hal_busio_spi_deinited(self)) {
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2016-11-03 18:50:59 -04:00
|
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTDI_U, 0);
|
2016-12-06 13:31:38 -05:00
|
|
|
PIN_PULLUP_DIS(PERIPHS_IO_MUX_MTDI_U);
|
|
|
|
|
2016-11-03 18:50:59 -04:00
|
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTCK_U, 0);
|
2016-12-06 13:31:38 -05:00
|
|
|
PIN_PULLUP_DIS(PERIPHS_IO_MUX_MTCK_U);
|
|
|
|
|
2016-11-03 18:50:59 -04:00
|
|
|
PIN_FUNC_SELECT(PERIPHS_IO_MUX_MTMS_U, 0);
|
2016-12-06 13:31:38 -05:00
|
|
|
PIN_PULLUP_DIS(PERIPHS_IO_MUX_MTMS_U);
|
|
|
|
|
|
|
|
// Turn off outputs 12 - 14.
|
|
|
|
gpio_output_set(0x0, 0x0, 0x0, 0x7 << 12);
|
2017-10-02 20:49:40 -04:00
|
|
|
|
|
|
|
self->deinited = true;
|
2016-11-03 18:50:59 -04:00
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
bool common_hal_busio_spi_configure(busio_spi_obj_t *self,
|
2016-11-30 18:08:34 -05:00
|
|
|
uint32_t baudrate, uint8_t polarity, uint8_t phase, uint8_t bits) {
|
|
|
|
if (bits != 8) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
if (baudrate == 80000000L) {
|
|
|
|
// Special case for full speed.
|
|
|
|
spi_init_gpio(HSPI, SPI_CLK_80MHZ_NODIV);
|
|
|
|
spi_clock(HSPI, 0, 0);
|
|
|
|
} else if (baudrate > 40000000L) {
|
|
|
|
return false;
|
|
|
|
} else {
|
|
|
|
uint32_t divider = 40000000L / baudrate;
|
|
|
|
uint16_t prediv = MIN(divider, SPI_CLKDIV_PRE + 1);
|
|
|
|
uint16_t cntdiv = (divider / prediv) * 2; // cntdiv has to be even
|
|
|
|
if (cntdiv > SPI_CLKCNT_N + 1 || cntdiv == 0 || prediv == 0) {
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
spi_init_gpio(HSPI, SPI_CLK_USE_DIV);
|
|
|
|
spi_clock(HSPI, prediv, cntdiv);
|
|
|
|
}
|
|
|
|
spi_mode(HSPI, phase, polarity);
|
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
bool common_hal_busio_spi_try_lock(busio_spi_obj_t *self) {
|
2016-11-30 18:08:34 -05:00
|
|
|
bool success = false;
|
|
|
|
common_hal_mcu_disable_interrupts();
|
|
|
|
if (!self->locked) {
|
|
|
|
self->locked = true;
|
|
|
|
success = true;
|
|
|
|
}
|
|
|
|
common_hal_mcu_enable_interrupts();
|
|
|
|
return success;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
bool common_hal_busio_spi_has_lock(busio_spi_obj_t *self) {
|
2016-11-30 18:08:34 -05:00
|
|
|
return self->locked;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
void common_hal_busio_spi_unlock(busio_spi_obj_t *self) {
|
2016-11-30 18:08:34 -05:00
|
|
|
self->locked = false;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
bool common_hal_busio_spi_write(busio_spi_obj_t *self,
|
2016-11-03 18:50:59 -04:00
|
|
|
const uint8_t * data, size_t len) {
|
|
|
|
size_t chunk_size = 1024;
|
|
|
|
size_t count = len / chunk_size;
|
|
|
|
size_t i = 0;
|
|
|
|
for (size_t j = 0; j < count; ++j) {
|
|
|
|
for (size_t k = 0; k < chunk_size; ++k) {
|
|
|
|
spi_tx8fast(HSPI, data[i]);
|
|
|
|
++i;
|
|
|
|
}
|
|
|
|
ets_loop_iter();
|
|
|
|
}
|
|
|
|
while (i < len) {
|
|
|
|
spi_tx8fast(HSPI, data[i]);
|
|
|
|
++i;
|
|
|
|
}
|
2017-02-15 11:25:41 -05:00
|
|
|
while (spi_busy(HSPI)) {}; // Wait for SPI to finish the last byte.
|
2016-11-03 18:50:59 -04:00
|
|
|
return true;
|
|
|
|
}
|
|
|
|
|
2017-04-10 16:32:19 -04:00
|
|
|
bool common_hal_busio_spi_read(busio_spi_obj_t *self,
|
2017-01-20 19:52:53 -05:00
|
|
|
uint8_t * data, size_t len, uint8_t write_value) {
|
2016-11-03 18:50:59 -04:00
|
|
|
// Process data in chunks, let the pending tasks run in between
|
|
|
|
size_t chunk_size = 1024; // TODO this should depend on baudrate
|
|
|
|
size_t count = len / chunk_size;
|
|
|
|
size_t i = 0;
|
2017-01-20 19:52:53 -05:00
|
|
|
uint32_t long_write_value = ((uint32_t) write_value) << 24 |
|
|
|
|
write_value << 16 |
|
|
|
|
write_value << 8 |
|
|
|
|
write_value;
|
2016-11-03 18:50:59 -04:00
|
|
|
for (size_t j = 0; j < count; ++j) {
|
|
|
|
for (size_t k = 0; k < chunk_size; ++k) {
|
2017-10-23 12:29:17 -04:00
|
|
|
data[i] = spi_transaction(HSPI, 0, 0, 0, 0, 8, long_write_value, 8, 0);
|
2016-11-03 18:50:59 -04:00
|
|
|
++i;
|
|
|
|
}
|
|
|
|
ets_loop_iter();
|
|
|
|
}
|
|
|
|
while (i < len) {
|
2017-10-23 12:29:17 -04:00
|
|
|
data[i] = spi_transaction(HSPI, 0, 0, 0, 0, 8, long_write_value, 8, 0);
|
2016-11-03 18:50:59 -04:00
|
|
|
++i;
|
|
|
|
}
|
|
|
|
return true;
|
|
|
|
}
|