djsundog
/
circuitpython
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
circuitpython/ports/stm/boards/STM32F407_fs.ld

29 lines
1.0 KiB
Plaintext
Raw Normal View History

create copy
2020-03-11 18:13:06 -04:00
/*
Linker file restructure, TCM and MPU additions
2020-04-02 16:15:12 -04:00
GNU linker script for STM32F407 with filesystem
create copy
2020-03-11 18:13:06 -04:00
*/
/* Specify the memory areas */
MEMORY
{
linker scripts: Re-align at ":" With "git show -b" you can verify that this is a whitespace only change because the diff will be empty.
2020-04-27 13:47:52 -04:00
FLASH (rx) : ORIGIN = 0x08000000, LENGTH = 1024K /* entire flash */
FLASH_ISR (rx) : ORIGIN = 0x08000000, LENGTH = 16K /* sector 0 */
FLASH_FS (rx) : ORIGIN = 0x08004000, LENGTH = 48K /* sectors 1,2,3 are 16K */
stm: Use FLASH_FIRMWARE instead of FLASH_TEXT in linker scripts for compatibility with the build_memory_info script This change was scripted: git grep -l FLASH_TEXT | xargs sed -i s/FLASH_TEXT/FLASH_FIRMWARE/
2020-04-27 09:07:28 -04:00
FLASH_FIRMWARE (rx) : ORIGIN = 0x08010000, LENGTH = 960K /* sector 4 is 64K, sectors 5,6,7 are 128K */
linker scripts: Re-align at ":" With "git show -b" you can verify that this is a whitespace only change because the diff will be empty.
2020-04-27 13:47:52 -04:00
CCMRAM (xrw) : ORIGIN = 0x10000000, LENGTH = 64K
RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K
create copy
2020-03-11 18:13:06 -04:00
}
/* produce a link error if there is not this amount of RAM for these sections */
_minimum_stack_size = 2K;
_minimum_heap_size = 16K;
/* Define tho top end of the stack. The stack is full descending so begins just
above last byte of RAM. Note that EABI requires the stack to be 8-byte
aligned for a call. */
_estack = ORIGIN(RAM) + LENGTH(RAM);
/* RAM extents for the garbage collector */
_ram_start = ORIGIN(RAM);
_ram_end = ORIGIN(RAM) + LENGTH(RAM);