This website requires JavaScript.
Explore
Help
Sign In
djsundog
/
circuitpython
Watch
1
Star
0
Fork
You've already forked circuitpython
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
e4e58ac223
circuitpython
/
ports
/
mimxrt10xx
/
linking
/
chip_family
/
MIMXRT1062.ld
5 lines
101 B
Plaintext
Raw
Blame
History
ram_size = 1M;
flash_base = 0x60000000;
ocram_base = 0x20200000;
flash_config_location = flash_base;
Reference in New Issue
View Git Blame
Copy Permalink