dc7de6ed83
Changes in this commit: - Change MICROPY_HW_BOARD_NAME definition to match the product name. - Rename board folder's name to match the product name style. - Change related files like Makefile, document descriptions, test cases, CI and tools. Signed-off-by: Takeo Takahashi <takeo.takahashi.xv@renesas.com>
303 lines
7.6 KiB
Plaintext
303 lines
7.6 KiB
Plaintext
/*
|
|
Linker File for RA4W1 MCU
|
|
*/
|
|
|
|
/* Linker script to configure memory regions. */
|
|
MEMORY
|
|
{
|
|
FLASH (rx) : ORIGIN = 0x00000000, LENGTH = 0x00070000 /* 448KB/512KB */
|
|
FLASH_FS (r) : ORIGIN = 0x00070000, LENGTH = 0x00010000 /* 64KB/512KB */
|
|
RAM (rwx) : ORIGIN = 0x20000000, LENGTH = 0x00018000 /* 96KB */
|
|
DATA_FLASH (rx) : ORIGIN = 0x40100000, LENGTH = 0x00002000 /* 8KB */
|
|
ID_CODE (rx) : ORIGIN = 0x01010018, LENGTH = 0x00000020 /* 32bytes */
|
|
}
|
|
|
|
/* Library configurations */
|
|
/*GROUP(libgcc.a libc.a libm.a libnosys.a) */
|
|
|
|
/* Linker script to place sections and symbol values. Should be used together
|
|
* with other linker script that defines memory regions FLASH and RAM.
|
|
* It references following symbols, which must be defined in code:
|
|
* Reset_Handler : Entry of reset handler
|
|
*
|
|
* It defines following symbols, which code can use without definition:
|
|
* __exidx_start
|
|
* __exidx_end
|
|
* __copy_table_start__
|
|
* __copy_table_end__
|
|
* __zero_table_start__
|
|
* __zero_table_end__
|
|
* __etext
|
|
* __data_start__
|
|
* __preinit_array_start
|
|
* __preinit_array_end
|
|
* __init_array_start
|
|
* __init_array_end
|
|
* __fini_array_start
|
|
* __fini_array_end
|
|
* __data_end__
|
|
* __bss_start__
|
|
* __bss_end__
|
|
* __end__
|
|
* end
|
|
* __HeapLimit
|
|
* __StackLimit
|
|
* __StackTop
|
|
* __stack
|
|
* __Vectors_End
|
|
* __Vectors_Size
|
|
*/
|
|
ENTRY(Reset_Handler)
|
|
|
|
SECTIONS
|
|
{
|
|
.text :
|
|
{
|
|
_stext = .;
|
|
__ROM_Start = .;
|
|
|
|
/* Even though the vector table is not 256 entries (1KB) long, we still allocate that much
|
|
* space because ROM registers are at address 0x400 and there is very little space
|
|
* in between. */
|
|
KEEP(*(.fixed_vectors*))
|
|
KEEP(*(.application_vectors*))
|
|
__Vectors_End = .;
|
|
__end__ = .;
|
|
|
|
/* ROM Registers start at address 0x00000400 */
|
|
. = __ROM_Start + 0x400;
|
|
KEEP(*(.rom_registers*))
|
|
|
|
/* Reserving 0x100 bytes of space for ROM registers. */
|
|
. = __ROM_Start + 0x500;
|
|
|
|
*(.text*)
|
|
|
|
KEEP(*(.version))
|
|
KEEP(*(.init))
|
|
KEEP(*(.fini))
|
|
|
|
/* .ctors */
|
|
*crtbegin.o(.ctors)
|
|
*crtbegin?.o(.ctors)
|
|
*(EXCLUDE_FILE(*crtend?.o *crtend.o) .ctors)
|
|
*(SORT(.ctors.*))
|
|
*(.ctors)
|
|
|
|
/* .dtors */
|
|
*crtbegin.o(.dtors)
|
|
*crtbegin?.o(.dtors)
|
|
*(EXCLUDE_FILE(*crtend?.o *crtend.o) .dtors)
|
|
*(SORT(.dtors.*))
|
|
*(.dtors)
|
|
|
|
*(.rodata*)
|
|
__usb_dev_descriptor_start_fs = .;
|
|
KEEP(*(.usb_device_desc_fs*))
|
|
__usb_cfg_descriptor_start_fs = .;
|
|
KEEP(*(.usb_config_desc_fs*))
|
|
__usb_interface_descriptor_start_fs = .;
|
|
KEEP(*(.usb_interface_desc_fs*))
|
|
__usb_descriptor_end_fs = .;
|
|
__usb_dev_descriptor_start_hs = .;
|
|
KEEP(*(.usb_device_desc_hs*))
|
|
__usb_cfg_descriptor_start_hs = .;
|
|
KEEP(*(.usb_config_desc_hs*))
|
|
__usb_interface_descriptor_start_hs = .;
|
|
KEEP(*(.usb_interface_desc_hs*))
|
|
__usb_descriptor_end_hs = .;
|
|
|
|
KEEP(*(.eh_frame*))
|
|
|
|
__ROM_End = .;
|
|
_etext = .;
|
|
} > FLASH = 0xFF
|
|
|
|
__Vectors_Size = __Vectors_End - __Vectors;
|
|
|
|
.ARM.extab :
|
|
{
|
|
*(.ARM.extab* .gnu.linkonce.armextab.*)
|
|
} > FLASH
|
|
|
|
__exidx_start = .;
|
|
.ARM.exidx :
|
|
{
|
|
*(.ARM.exidx* .gnu.linkonce.armexidx.*)
|
|
} > FLASH
|
|
__exidx_end = .;
|
|
|
|
/* To copy multiple ROM to RAM sections,
|
|
* uncomment .copy.table section and,
|
|
* define __STARTUP_COPY_MULTIPLE in startup_ARMCMx.S */
|
|
/*
|
|
.copy.table :
|
|
{
|
|
. = ALIGN(4);
|
|
__copy_table_start__ = .;
|
|
LONG (__etext)
|
|
LONG (__data_start__)
|
|
LONG (__data_end__ - __data_start__)
|
|
LONG (__etext2)
|
|
LONG (__data2_start__)
|
|
LONG (__data2_end__ - __data2_start__)
|
|
__copy_table_end__ = .;
|
|
} > FLASH
|
|
*/
|
|
|
|
/* To clear multiple BSS sections,
|
|
* uncomment .zero.table section and,
|
|
* define __STARTUP_CLEAR_BSS_MULTIPLE in startup_ARMCMx.S */
|
|
/*
|
|
.zero.table :
|
|
{
|
|
. = ALIGN(4);
|
|
__zero_table_start__ = .;
|
|
LONG (__bss_start__)
|
|
LONG (__bss_end__ - __bss_start__)
|
|
LONG (__bss2_start__)
|
|
LONG (__bss2_end__ - __bss2_start__)
|
|
__zero_table_end__ = .;
|
|
} > FLASH
|
|
*/
|
|
|
|
__etext = .;
|
|
|
|
/* If DTC is used, put the DTC vector table at the start of SRAM.
|
|
This avoids memory holes due to 1K alignment required by it. */
|
|
.fsp_dtc_vector_table (NOLOAD) :
|
|
{
|
|
. = ORIGIN(RAM);
|
|
*(.fsp_dtc_vector_table)
|
|
} > RAM
|
|
|
|
/* Initialized data section. */
|
|
.data :
|
|
{
|
|
_sidata = .;
|
|
_sdata = .;
|
|
__data_start__ = .;
|
|
*(vtable)
|
|
*(.data.*)
|
|
|
|
. = ALIGN(4);
|
|
/* preinit data */
|
|
PROVIDE_HIDDEN (__preinit_array_start = .);
|
|
KEEP(*(.preinit_array))
|
|
PROVIDE_HIDDEN (__preinit_array_end = .);
|
|
|
|
. = ALIGN(4);
|
|
/* init data */
|
|
PROVIDE_HIDDEN (__init_array_start = .);
|
|
KEEP(*(SORT(.init_array.*)))
|
|
KEEP(*(.init_array))
|
|
PROVIDE_HIDDEN (__init_array_end = .);
|
|
|
|
|
|
. = ALIGN(4);
|
|
/* finit data */
|
|
PROVIDE_HIDDEN (__fini_array_start = .);
|
|
KEEP(*(SORT(.fini_array.*)))
|
|
KEEP(*(.fini_array))
|
|
PROVIDE_HIDDEN (__fini_array_end = .);
|
|
|
|
KEEP(*(.jcr*))
|
|
. = ALIGN(4);
|
|
|
|
__Code_In_RAM_Start = .;
|
|
|
|
KEEP(*(.code_in_ram*))
|
|
__Code_In_RAM_End = .;
|
|
|
|
/* All data end */
|
|
__data_end__ = .;
|
|
_edata = .;
|
|
|
|
} > RAM AT > FLASH
|
|
|
|
|
|
|
|
.noinit (NOLOAD):
|
|
{
|
|
. = ALIGN(4);
|
|
__noinit_start = .;
|
|
KEEP(*(.noinit*))
|
|
__noinit_end = .;
|
|
} > RAM
|
|
|
|
.bss :
|
|
{
|
|
. = ALIGN(4);
|
|
_sbss = .;
|
|
__bss_start__ = .;
|
|
*(.bss*)
|
|
*(COMMON)
|
|
. = ALIGN(4);
|
|
__bss_end__ = .;
|
|
_ebss = .;
|
|
} > RAM
|
|
|
|
.heap (NOLOAD):
|
|
{
|
|
. = ALIGN(8);
|
|
__HeapBase = .;
|
|
__end__ = .;
|
|
end = __end__;
|
|
KEEP(*(.heap*))
|
|
__HeapLimit = .;
|
|
} > RAM
|
|
|
|
/* Stacks are stored in this section. */
|
|
.stack_dummy (NOLOAD):
|
|
{
|
|
. = ALIGN(8);
|
|
_sstack = .;
|
|
__StackLimit = .;
|
|
/* Main stack */
|
|
KEEP(*(.stack))
|
|
__StackTop = .;
|
|
/* Thread stacks */
|
|
KEEP(*(.stack*))
|
|
__StackTopAll = .;
|
|
_estack = .;
|
|
} > RAM
|
|
|
|
PROVIDE(__stack = __StackTopAll);
|
|
|
|
/* This symbol represents the end of user allocated RAM. The RAM after this symbol can be used
|
|
at run time for things such as ThreadX memory pool allocations. */
|
|
__RAM_segment_used_end__ = ALIGN(__StackTopAll , 4);
|
|
|
|
/* Data flash. */
|
|
.data_flash :
|
|
{
|
|
__Data_Flash_Start = .;
|
|
KEEP(*(.data_flash*))
|
|
__Data_Flash_End = .;
|
|
} > DATA_FLASH
|
|
|
|
.id_code :
|
|
{
|
|
__ID_Code_Start = .;
|
|
KEEP(*(.id_code*))
|
|
__ID_Code_End = .;
|
|
} > ID_CODE
|
|
}
|
|
/* produce a link error if there is not this amount of RAM for these sections */
|
|
/* _minimum_stack_size = 2K; */
|
|
/* _minimum_heap_size = 16K; */
|
|
|
|
/* Define tho top end of the stack. The stack is full descending so begins just
|
|
above last byte of RAM. Note that EABI requires the stack to be 8-byte
|
|
aligned for a call. */
|
|
_estack = ORIGIN(RAM) + LENGTH(RAM);
|
|
|
|
/* RAM extents for the garbage collector */
|
|
_ram_start = ORIGIN(RAM);
|
|
_ram_end = ORIGIN(RAM) + LENGTH(RAM);
|
|
_heap_start = __HeapBase; /* heap starts just after statically allocated memory */
|
|
_heap_end = __HeapLimit; /* tunable */
|
|
|
|
_micropy_hw_internal_flash_storage_start = ORIGIN(FLASH_FS);
|
|
_micropy_hw_internal_flash_storage_end = ORIGIN(FLASH_FS) + LENGTH(FLASH_FS);
|