This website requires JavaScript.
Explore
Help
Sign In
djsundog
/
circuitpython
Watch
1
Star
0
Fork
0
You've already forked circuitpython
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
a0877b3d0c
circuitpython
/
ports
/
esp8266
/
common-hal
/
busio
History
Dan Halbert
80db2cec99
UART changes: timeout in secs, write bytes, etc.
2018-12-03 12:04:32 -05:00
..
__init__.c
Merge commit 'f869d6b2e339c04469c6c9ea3fb2fabd7bbb2d8c' into nrf2_merge
2017-10-24 22:31:16 -07:00
I2C.h
Merge commit 'f869d6b2e339c04469c6c9ea3fb2fabd7bbb2d8c' into nrf2_merge
2017-10-24 22:31:16 -07:00
OneWire.h
Merge commit 'f869d6b2e339c04469c6c9ea3fb2fabd7bbb2d8c' into nrf2_merge
2017-10-24 22:31:16 -07:00
SPI.c
Fix esp and samd
2018-08-16 17:41:35 -07:00
SPI.h
fixes
#642
; spi_init_gpio() is now bypassed for both construct and configure
2018-06-15 05:03:52 +00:00
UART.c
UART changes: timeout in secs, write bytes, etc.
2018-12-03 12:04:32 -05:00
UART.h
Add .baudrate support to ESP8266.
2018-02-24 15:45:15 -05:00