This website requires JavaScript.
Explore
Help
Sign In
djsundog
/
circuitpython
Watch
1
Star
0
Fork
You've already forked circuitpython
0
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
7bc71f5446
circuitpython
/
ports
History
Dave Hylands
a270cf280b
stm32/stm32_it: Fix RTC IRQ handler to handle all EXTI IRQs on F0 MCUs.
2019-02-19 15:17:47 +11:00
..
bare-arm
py/objdict: Make .fromkeys() method configurable.
2018-12-13 01:20:55 +11:00
cc3200
all: Change PYB message prefix to MPY.
2019-02-12 15:18:33 +11:00
esp32
esp32/modsocket: Change socket.socket to be socket type rather than fun.
2019-02-18 23:20:13 +11:00
esp8266
extmod/moduwebsocket: Refactor `websocket` to `uwebsocket`.
2019-02-14 00:35:45 +11:00
minimal
py/objdict: Make .fromkeys() method configurable.
2018-12-13 01:20:55 +11:00
nrf
ports: Convert legacy uppercase macro names to lowercase.
2019-02-12 14:54:51 +11:00
pic16bit
all: Change PYB message prefix to MPY.
2019-02-12 15:18:33 +11:00
qemu-arm
qemu-arm: Use gchelper code to get registers for GC scanning.
2019-02-12 14:48:29 +11:00
stm32
stm32/stm32_it: Fix RTC IRQ handler to handle all EXTI IRQs on F0 MCUs.
2019-02-19 15:17:47 +11:00
teensy
all: Change PYB message prefix to MPY.
2019-02-12 15:18:33 +11:00
unix
extmod/moduwebsocket: Refactor `websocket` to `uwebsocket`.
2019-02-14 00:35:45 +11:00
windows
windows: Remove remaining traces of old GNU readline support.
2018-12-15 13:54:55 +11:00
zephyr
ports: Convert legacy uppercase macro names to lowercase.
2019-02-12 14:54:51 +11:00