This website requires JavaScript.
Explore
Help
Sign In
djsundog
/
circuitpython
Watch
1
Star
0
Fork
0
You've already forked circuitpython
Code
Issues
Pull Requests
Packages
Projects
Releases
Wiki
Activity
70a6a15f8c
circuitpython
/
ports
History
iabdalkader
70a6a15f8c
stm32/rng: Set RNG clock source for STM32H7.
2018-04-23 16:43:05 +10:00
..
bare-arm
ports/{bare-arm,minimal}/Makefile: Only build with core source files.
2018-02-22 12:48:51 +11:00
cc3200
py/stream: Switch stream close operation from method to ioctl.
2018-04-10 13:41:32 +10:00
esp32
esp32/README.md: Fix typo readme.
2018-04-20 16:23:55 +10:00
esp8266
esp8266/esp_mphal.h: Fix I2C glitching by using input mode for od_high.
2018-03-12 12:45:09 +11:00
minimal
minimal/Makefile: Explicitly include lib/utils/printf.c in build.
2018-02-22 13:19:09 +11:00
pic16bit
all: Update Makefiles and others to build with new ports/ dir layout.
2017-09-06 14:09:13 +10:00
qemu-arm
qemu-arm/test_main: Include setjmp.h because it's used by gc_collect.
2017-12-20 15:42:06 +11:00
stm32
stm32/rng: Set RNG clock source for STM32H7.
2018-04-23 16:43:05 +10:00
teensy
stm32/pin: In pin AF object, remove union of periph ptr types.
2018-04-11 16:14:58 +10:00
unix
py/stream: Switch stream close operation from method to ioctl.
2018-04-10 13:41:32 +10:00
windows
ports: Enable ucollections.deque on relevant ports.
2018-02-21 22:55:13 +11:00
zephyr
py/stream: Switch stream close operation from method to ioctl.
2018-04-10 13:41:32 +10:00