6839fff313
* atmel-samd: Remove ASF3. This will break builds. * atmel-samd: Add ASF4 for the SAMD21 and SAMD51. * Introduce the supervisor concept to facilitate porting. The supervisor is the code which runs individual MicroPython VMs. By splitting it out we make it more consistent and easier to find. This also adds very basic SAMD21 and SAMD51 support using the supervisor. Only the REPL currently works. This begins the work for #178.
1034 lines
67 KiB
C
1034 lines
67 KiB
C
/**
|
|
* \file
|
|
*
|
|
* \brief Header file for SAMD51G18A
|
|
*
|
|
* Copyright (c) 2017 Atmel Corporation,
|
|
* a wholly owned subsidiary of Microchip Technology Inc.
|
|
*
|
|
* \asf_license_start
|
|
*
|
|
* \page License
|
|
*
|
|
* Licensed under the Apache License, Version 2.0 (the "License");
|
|
* you may not use this file except in compliance with the License.
|
|
* You may obtain a copy of the Licence at
|
|
*
|
|
* http://www.apache.org/licenses/LICENSE-2.0
|
|
*
|
|
* Unless required by applicable law or agreed to in writing, software
|
|
* distributed under the License is distributed on an "AS IS" BASIS,
|
|
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
* See the License for the specific language governing permissions and
|
|
* limitations under the License.
|
|
*
|
|
* \asf_license_stop
|
|
*
|
|
*/
|
|
|
|
#ifndef _SAMD51G18A_
|
|
#define _SAMD51G18A_
|
|
|
|
/**
|
|
* \ingroup SAMD51_definitions
|
|
* \addtogroup SAMD51G18A_definitions SAMD51G18A definitions
|
|
* This file defines all structures and symbols for SAMD51G18A:
|
|
* - registers and bitfields
|
|
* - peripheral base address
|
|
* - peripheral ID
|
|
* - PIO definitions
|
|
*/
|
|
/*@{*/
|
|
|
|
#ifdef __cplusplus
|
|
extern "C" {
|
|
#endif
|
|
|
|
#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
|
|
#include <stdint.h>
|
|
#ifndef __cplusplus
|
|
typedef volatile const uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */
|
|
typedef volatile const uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */
|
|
typedef volatile const uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */
|
|
#else
|
|
typedef volatile uint32_t RoReg; /**< Read only 32-bit register (volatile const unsigned int) */
|
|
typedef volatile uint16_t RoReg16; /**< Read only 16-bit register (volatile const unsigned int) */
|
|
typedef volatile uint8_t RoReg8; /**< Read only 8-bit register (volatile const unsigned int) */
|
|
#endif
|
|
typedef volatile uint32_t WoReg; /**< Write only 32-bit register (volatile unsigned int) */
|
|
typedef volatile uint16_t WoReg16; /**< Write only 16-bit register (volatile unsigned int) */
|
|
typedef volatile uint8_t WoReg8; /**< Write only 8-bit register (volatile unsigned int) */
|
|
typedef volatile uint32_t RwReg; /**< Read-Write 32-bit register (volatile unsigned int) */
|
|
typedef volatile uint16_t RwReg16; /**< Read-Write 16-bit register (volatile unsigned int) */
|
|
typedef volatile uint8_t RwReg8; /**< Read-Write 8-bit register (volatile unsigned int) */
|
|
#endif
|
|
|
|
#if !defined(SKIP_INTEGER_LITERALS)
|
|
#if defined(_U_) || defined(_L_) || defined(_UL_)
|
|
#error "Integer Literals macros already defined elsewhere"
|
|
#endif
|
|
|
|
#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))
|
|
/* Macros that deal with adding suffixes to integer literal constants for C/C++ */
|
|
#define _U_(x) x ## U /**< C code: Unsigned integer literal constant value */
|
|
#define _L_(x) x ## L /**< C code: Long integer literal constant value */
|
|
#define _UL_(x) x ## UL /**< C code: Unsigned Long integer literal constant value */
|
|
#else /* Assembler */
|
|
#define _U_(x) x /**< Assembler: Unsigned integer literal constant value */
|
|
#define _L_(x) x /**< Assembler: Long integer literal constant value */
|
|
#define _UL_(x) x /**< Assembler: Unsigned Long integer literal constant value */
|
|
#endif /* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
|
|
#endif /* SKIP_INTEGER_LITERALS */
|
|
|
|
/* ************************************************************************** */
|
|
/** CMSIS DEFINITIONS FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
/** \defgroup SAMD51G18A_cmsis CMSIS Definitions */
|
|
/*@{*/
|
|
|
|
/** Interrupt Number Definition */
|
|
typedef enum IRQn
|
|
{
|
|
/****** Cortex-M4 Processor Exceptions Numbers ******************************/
|
|
NonMaskableInt_IRQn = -14,/**< 2 Non Maskable Interrupt */
|
|
HardFault_IRQn = -13,/**< 3 Cortex-M4 Hard Fault Interrupt */
|
|
MemoryManagement_IRQn = -12,/**< 4 Cortex-M4 Memory Management Interrupt */
|
|
BusFault_IRQn = -11,/**< 5 Cortex-M4 Bus Fault Interrupt */
|
|
UsageFault_IRQn = -10,/**< 6 Cortex-M4 Usage Fault Interrupt */
|
|
SVCall_IRQn = -5, /**< 11 Cortex-M4 SV Call Interrupt */
|
|
DebugMonitor_IRQn = -4, /**< 12 Cortex-M4 Debug Monitor Interrupt */
|
|
PendSV_IRQn = -2, /**< 14 Cortex-M4 Pend SV Interrupt */
|
|
SysTick_IRQn = -1, /**< 15 Cortex-M4 System Tick Interrupt */
|
|
/****** SAMD51G18A-specific Interrupt Numbers ***********************/
|
|
PM_IRQn = 0, /**< 0 SAMD51G18A Power Manager (PM) */
|
|
MCLK_IRQn = 1, /**< 1 SAMD51G18A Main Clock (MCLK) */
|
|
OSCCTRL_0_IRQn = 2, /**< 2 SAMD51G18A Oscillators Control (OSCCTRL): OSCCTRL_XOSCFAIL_0, OSCCTRL_XOSCRDY_0 */
|
|
OSCCTRL_1_IRQn = 3, /**< 3 SAMD51G18A Oscillators Control (OSCCTRL): OSCCTRL_XOSCFAIL_1, OSCCTRL_XOSCRDY_1 */
|
|
OSCCTRL_2_IRQn = 4, /**< 4 SAMD51G18A Oscillators Control (OSCCTRL): OSCCTRL_DFLLLOCKC, OSCCTRL_DFLLLOCKF, OSCCTRL_DFLLOOB, OSCCTRL_DFLLRCS, OSCCTRL_DFLLRDY */
|
|
OSCCTRL_3_IRQn = 5, /**< 5 SAMD51G18A Oscillators Control (OSCCTRL): OSCCTRL_DPLLLCKF_0, OSCCTRL_DPLLLCKR_0, OSCCTRL_DPLLLDRTO_0, OSCCTRL_DPLLLTO_0 */
|
|
OSCCTRL_4_IRQn = 6, /**< 6 SAMD51G18A Oscillators Control (OSCCTRL): OSCCTRL_DPLLLCKF_1, OSCCTRL_DPLLLCKR_1, OSCCTRL_DPLLLDRTO_1, OSCCTRL_DPLLLTO_1 */
|
|
OSC32KCTRL_IRQn = 7, /**< 7 SAMD51G18A 32kHz Oscillators Control (OSC32KCTRL) */
|
|
SUPC_0_IRQn = 8, /**< 8 SAMD51G18A Supply Controller (SUPC): SUPC_B12SRDY, SUPC_B33SRDY, SUPC_BOD12RDY, SUPC_BOD33RDY, SUPC_VCORERDY, SUPC_VREGRDY */
|
|
SUPC_1_IRQn = 9, /**< 9 SAMD51G18A Supply Controller (SUPC): SUPC_BOD12DET, SUPC_BOD33DET */
|
|
WDT_IRQn = 10, /**< 10 SAMD51G18A Watchdog Timer (WDT) */
|
|
RTC_IRQn = 11, /**< 11 SAMD51G18A Real-Time Counter (RTC) */
|
|
EIC_0_IRQn = 12, /**< 12 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_0 */
|
|
EIC_1_IRQn = 13, /**< 13 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_1 */
|
|
EIC_2_IRQn = 14, /**< 14 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_2 */
|
|
EIC_3_IRQn = 15, /**< 15 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_3 */
|
|
EIC_4_IRQn = 16, /**< 16 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_4 */
|
|
EIC_5_IRQn = 17, /**< 17 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_5 */
|
|
EIC_6_IRQn = 18, /**< 18 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_6 */
|
|
EIC_7_IRQn = 19, /**< 19 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_7 */
|
|
EIC_8_IRQn = 20, /**< 20 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_8 */
|
|
EIC_9_IRQn = 21, /**< 21 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_9 */
|
|
EIC_10_IRQn = 22, /**< 22 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_10 */
|
|
EIC_11_IRQn = 23, /**< 23 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_11 */
|
|
EIC_12_IRQn = 24, /**< 24 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_12 */
|
|
EIC_13_IRQn = 25, /**< 25 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_13 */
|
|
EIC_14_IRQn = 26, /**< 26 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_14 */
|
|
EIC_15_IRQn = 27, /**< 27 SAMD51G18A External Interrupt Controller (EIC): EIC_EXTINT_15 */
|
|
FREQM_IRQn = 28, /**< 28 SAMD51G18A Frequency Meter (FREQM) */
|
|
NVMCTRL_0_IRQn = 29, /**< 29 SAMD51G18A Non-Volatile Memory Controller (NVMCTRL): NVMCTRL_0, NVMCTRL_1, NVMCTRL_2, NVMCTRL_3, NVMCTRL_4, NVMCTRL_5, NVMCTRL_6, NVMCTRL_7 */
|
|
NVMCTRL_1_IRQn = 30, /**< 30 SAMD51G18A Non-Volatile Memory Controller (NVMCTRL): NVMCTRL_10, NVMCTRL_8, NVMCTRL_9 */
|
|
DMAC_0_IRQn = 31, /**< 31 SAMD51G18A Direct Memory Access Controller (DMAC): DMAC_SUSP_0, DMAC_TCMPL_0, DMAC_TERR_0 */
|
|
DMAC_1_IRQn = 32, /**< 32 SAMD51G18A Direct Memory Access Controller (DMAC): DMAC_SUSP_1, DMAC_TCMPL_1, DMAC_TERR_1 */
|
|
DMAC_2_IRQn = 33, /**< 33 SAMD51G18A Direct Memory Access Controller (DMAC): DMAC_SUSP_2, DMAC_TCMPL_2, DMAC_TERR_2 */
|
|
DMAC_3_IRQn = 34, /**< 34 SAMD51G18A Direct Memory Access Controller (DMAC): DMAC_SUSP_3, DMAC_TCMPL_3, DMAC_TERR_3 */
|
|
DMAC_4_IRQn = 35, /**< 35 SAMD51G18A Direct Memory Access Controller (DMAC): DMAC_SUSP_10, DMAC_SUSP_11, DMAC_SUSP_12, DMAC_SUSP_13, DMAC_SUSP_14, DMAC_SUSP_15, DMAC_SUSP_16, DMAC_SUSP_17, DMAC_SUSP_18, DMAC_SUSP_19, DMAC_SUSP_20, DMAC_SUSP_21, DMAC_SUSP_22, DMAC_SUSP_23, DMAC_SUSP_24, DMAC_SUSP_25, DMAC_SUSP_26, DMAC_SUSP_27, DMAC_SUSP_28, DMAC_SUSP_29, DMAC_SUSP_30, DMAC_SUSP_31, DMAC_SUSP_4, DMAC_SUSP_5, DMAC_SUSP_6, DMAC_SUSP_7, DMAC_SUSP_8, DMAC_SUSP_9, DMAC_TCMPL_10, DMAC_TCMPL_11, DMAC_TCMPL_12, DMAC_TCMPL_13, DMAC_TCMPL_14, DMAC_TCMPL_15, DMAC_TCMPL_16, DMAC_TCMPL_17, DMAC_TCMPL_18, DMAC_TCMPL_19, DMAC_TCMPL_20, DMAC_TCMPL_21, DMAC_TCMPL_22, DMAC_TCMPL_23, DMAC_TCMPL_24, DMAC_TCMPL_25, DMAC_TCMPL_26, DMAC_TCMPL_27, DMAC_TCMPL_28, DMAC_TCMPL_29, DMAC_TCMPL_30, DMAC_TCMPL_31, DMAC_TCMPL_4, DMAC_TCMPL_5, DMAC_TCMPL_6, DMAC_TCMPL_7, DMAC_TCMPL_8, DMAC_TCMPL_9, DMAC_TERR_10, DMAC_TERR_11, DMAC_TERR_12, DMAC_TERR_13, DMAC_TERR_14, DMAC_TERR_15, DMAC_TERR_16, DMAC_TERR_17, DMAC_TERR_18, DMAC_TERR_19, DMAC_TERR_20, DMAC_TERR_21, DMAC_TERR_22, DMAC_TERR_23, DMAC_TERR_24, DMAC_TERR_25, DMAC_TERR_26, DMAC_TERR_27, DMAC_TERR_28, DMAC_TERR_29, DMAC_TERR_30, DMAC_TERR_31, DMAC_TERR_4, DMAC_TERR_5, DMAC_TERR_6, DMAC_TERR_7, DMAC_TERR_8, DMAC_TERR_9 */
|
|
EVSYS_0_IRQn = 36, /**< 36 SAMD51G18A Event System Interface (EVSYS): EVSYS_EVD_0, EVSYS_OVR_0 */
|
|
EVSYS_1_IRQn = 37, /**< 37 SAMD51G18A Event System Interface (EVSYS): EVSYS_EVD_1, EVSYS_OVR_1 */
|
|
EVSYS_2_IRQn = 38, /**< 38 SAMD51G18A Event System Interface (EVSYS): EVSYS_EVD_2, EVSYS_OVR_2 */
|
|
EVSYS_3_IRQn = 39, /**< 39 SAMD51G18A Event System Interface (EVSYS): EVSYS_EVD_3, EVSYS_OVR_3 */
|
|
EVSYS_4_IRQn = 40, /**< 40 SAMD51G18A Event System Interface (EVSYS): EVSYS_EVD_10, EVSYS_EVD_11, EVSYS_EVD_4, EVSYS_EVD_5, EVSYS_EVD_6, EVSYS_EVD_7, EVSYS_EVD_8, EVSYS_EVD_9, EVSYS_OVR_10, EVSYS_OVR_11, EVSYS_OVR_4, EVSYS_OVR_5, EVSYS_OVR_6, EVSYS_OVR_7, EVSYS_OVR_8, EVSYS_OVR_9 */
|
|
PAC_IRQn = 41, /**< 41 SAMD51G18A Peripheral Access Controller (PAC) */
|
|
TAL_0_IRQn = 42, /**< 42 SAMD51G18A Trigger Allocator (TAL): TAL_BRK */
|
|
TAL_1_IRQn = 43, /**< 43 SAMD51G18A Trigger Allocator (TAL): TAL_IPS_0, TAL_IPS_1 */
|
|
RAMECC_IRQn = 45, /**< 45 SAMD51G18A RAM ECC (RAMECC) */
|
|
SERCOM0_0_IRQn = 46, /**< 46 SAMD51G18A Serial Communication Interface 0 (SERCOM0): SERCOM0_0 */
|
|
SERCOM0_1_IRQn = 47, /**< 47 SAMD51G18A Serial Communication Interface 0 (SERCOM0): SERCOM0_1 */
|
|
SERCOM0_2_IRQn = 48, /**< 48 SAMD51G18A Serial Communication Interface 0 (SERCOM0): SERCOM0_2 */
|
|
SERCOM0_3_IRQn = 49, /**< 49 SAMD51G18A Serial Communication Interface 0 (SERCOM0): SERCOM0_3, SERCOM0_4, SERCOM0_5, SERCOM0_6 */
|
|
SERCOM1_0_IRQn = 50, /**< 50 SAMD51G18A Serial Communication Interface 1 (SERCOM1): SERCOM1_0 */
|
|
SERCOM1_1_IRQn = 51, /**< 51 SAMD51G18A Serial Communication Interface 1 (SERCOM1): SERCOM1_1 */
|
|
SERCOM1_2_IRQn = 52, /**< 52 SAMD51G18A Serial Communication Interface 1 (SERCOM1): SERCOM1_2 */
|
|
SERCOM1_3_IRQn = 53, /**< 53 SAMD51G18A Serial Communication Interface 1 (SERCOM1): SERCOM1_3, SERCOM1_4, SERCOM1_5, SERCOM1_6 */
|
|
SERCOM2_0_IRQn = 54, /**< 54 SAMD51G18A Serial Communication Interface 2 (SERCOM2): SERCOM2_0 */
|
|
SERCOM2_1_IRQn = 55, /**< 55 SAMD51G18A Serial Communication Interface 2 (SERCOM2): SERCOM2_1 */
|
|
SERCOM2_2_IRQn = 56, /**< 56 SAMD51G18A Serial Communication Interface 2 (SERCOM2): SERCOM2_2 */
|
|
SERCOM2_3_IRQn = 57, /**< 57 SAMD51G18A Serial Communication Interface 2 (SERCOM2): SERCOM2_3, SERCOM2_4, SERCOM2_5, SERCOM2_6 */
|
|
SERCOM3_0_IRQn = 58, /**< 58 SAMD51G18A Serial Communication Interface 3 (SERCOM3): SERCOM3_0 */
|
|
SERCOM3_1_IRQn = 59, /**< 59 SAMD51G18A Serial Communication Interface 3 (SERCOM3): SERCOM3_1 */
|
|
SERCOM3_2_IRQn = 60, /**< 60 SAMD51G18A Serial Communication Interface 3 (SERCOM3): SERCOM3_2 */
|
|
SERCOM3_3_IRQn = 61, /**< 61 SAMD51G18A Serial Communication Interface 3 (SERCOM3): SERCOM3_3, SERCOM3_4, SERCOM3_5, SERCOM3_6 */
|
|
SERCOM4_0_IRQn = 62, /**< 62 SAMD51G18A Serial Communication Interface 4 (SERCOM4): SERCOM4_0 */
|
|
SERCOM4_1_IRQn = 63, /**< 63 SAMD51G18A Serial Communication Interface 4 (SERCOM4): SERCOM4_1 */
|
|
SERCOM4_2_IRQn = 64, /**< 64 SAMD51G18A Serial Communication Interface 4 (SERCOM4): SERCOM4_2 */
|
|
SERCOM4_3_IRQn = 65, /**< 65 SAMD51G18A Serial Communication Interface 4 (SERCOM4): SERCOM4_3, SERCOM4_4, SERCOM4_5, SERCOM4_6 */
|
|
SERCOM5_0_IRQn = 66, /**< 66 SAMD51G18A Serial Communication Interface 5 (SERCOM5): SERCOM5_0 */
|
|
SERCOM5_1_IRQn = 67, /**< 67 SAMD51G18A Serial Communication Interface 5 (SERCOM5): SERCOM5_1 */
|
|
SERCOM5_2_IRQn = 68, /**< 68 SAMD51G18A Serial Communication Interface 5 (SERCOM5): SERCOM5_2 */
|
|
SERCOM5_3_IRQn = 69, /**< 69 SAMD51G18A Serial Communication Interface 5 (SERCOM5): SERCOM5_3, SERCOM5_4, SERCOM5_5, SERCOM5_6 */
|
|
USB_0_IRQn = 80, /**< 80 SAMD51G18A Universal Serial Bus (USB): USB_EORSM_DNRSM, USB_EORST_RST, USB_LPMSUSP_DDISC, USB_LPM_DCONN, USB_MSOF, USB_RAMACER, USB_RXSTP_TXSTP_0, USB_RXSTP_TXSTP_1, USB_RXSTP_TXSTP_2, USB_RXSTP_TXSTP_3, USB_RXSTP_TXSTP_4, USB_RXSTP_TXSTP_5, USB_RXSTP_TXSTP_6, USB_RXSTP_TXSTP_7, USB_STALL0_STALL_0, USB_STALL0_STALL_1, USB_STALL0_STALL_2, USB_STALL0_STALL_3, USB_STALL0_STALL_4, USB_STALL0_STALL_5, USB_STALL0_STALL_6, USB_STALL0_STALL_7, USB_STALL1_0, USB_STALL1_1, USB_STALL1_2, USB_STALL1_3, USB_STALL1_4, USB_STALL1_5, USB_STALL1_6, USB_STALL1_7, USB_SUSPEND, USB_TRFAIL0_TRFAIL_0, USB_TRFAIL0_TRFAIL_1, USB_TRFAIL0_TRFAIL_2, USB_TRFAIL0_TRFAIL_3, USB_TRFAIL0_TRFAIL_4, USB_TRFAIL0_TRFAIL_5, USB_TRFAIL0_TRFAIL_6, USB_TRFAIL0_TRFAIL_7, USB_TRFAIL1_PERR_0, USB_TRFAIL1_PERR_1, USB_TRFAIL1_PERR_2, USB_TRFAIL1_PERR_3, USB_TRFAIL1_PERR_4, USB_TRFAIL1_PERR_5, USB_TRFAIL1_PERR_6, USB_TRFAIL1_PERR_7, USB_UPRSM, USB_WAKEUP */
|
|
USB_1_IRQn = 81, /**< 81 SAMD51G18A Universal Serial Bus (USB): USB_SOF_HSOF */
|
|
USB_2_IRQn = 82, /**< 82 SAMD51G18A Universal Serial Bus (USB): USB_TRCPT0_0, USB_TRCPT0_1, USB_TRCPT0_2, USB_TRCPT0_3, USB_TRCPT0_4, USB_TRCPT0_5, USB_TRCPT0_6, USB_TRCPT0_7 */
|
|
USB_3_IRQn = 83, /**< 83 SAMD51G18A Universal Serial Bus (USB): USB_TRCPT1_0, USB_TRCPT1_1, USB_TRCPT1_2, USB_TRCPT1_3, USB_TRCPT1_4, USB_TRCPT1_5, USB_TRCPT1_6, USB_TRCPT1_7 */
|
|
TCC0_0_IRQn = 85, /**< 85 SAMD51G18A Timer Counter Control 0 (TCC0): TCC0_CNT_A, TCC0_DFS_A, TCC0_ERR_A, TCC0_FAULT0_A, TCC0_FAULT1_A, TCC0_FAULTA_A, TCC0_FAULTB_A, TCC0_OVF, TCC0_TRG, TCC0_UFS_A */
|
|
TCC0_1_IRQn = 86, /**< 86 SAMD51G18A Timer Counter Control 0 (TCC0): TCC0_MC_0 */
|
|
TCC0_2_IRQn = 87, /**< 87 SAMD51G18A Timer Counter Control 0 (TCC0): TCC0_MC_1 */
|
|
TCC0_3_IRQn = 88, /**< 88 SAMD51G18A Timer Counter Control 0 (TCC0): TCC0_MC_2 */
|
|
TCC0_4_IRQn = 89, /**< 89 SAMD51G18A Timer Counter Control 0 (TCC0): TCC0_MC_3 */
|
|
TCC0_5_IRQn = 90, /**< 90 SAMD51G18A Timer Counter Control 0 (TCC0): TCC0_MC_4 */
|
|
TCC0_6_IRQn = 91, /**< 91 SAMD51G18A Timer Counter Control 0 (TCC0): TCC0_MC_5 */
|
|
TCC1_0_IRQn = 92, /**< 92 SAMD51G18A Timer Counter Control 1 (TCC1): TCC1_CNT_A, TCC1_DFS_A, TCC1_ERR_A, TCC1_FAULT0_A, TCC1_FAULT1_A, TCC1_FAULTA_A, TCC1_FAULTB_A, TCC1_OVF, TCC1_TRG, TCC1_UFS_A */
|
|
TCC1_1_IRQn = 93, /**< 93 SAMD51G18A Timer Counter Control 1 (TCC1): TCC1_MC_0 */
|
|
TCC1_2_IRQn = 94, /**< 94 SAMD51G18A Timer Counter Control 1 (TCC1): TCC1_MC_1 */
|
|
TCC1_3_IRQn = 95, /**< 95 SAMD51G18A Timer Counter Control 1 (TCC1): TCC1_MC_2 */
|
|
TCC1_4_IRQn = 96, /**< 96 SAMD51G18A Timer Counter Control 1 (TCC1): TCC1_MC_3 */
|
|
TCC2_0_IRQn = 97, /**< 97 SAMD51G18A Timer Counter Control 2 (TCC2): TCC2_CNT_A, TCC2_DFS_A, TCC2_ERR_A, TCC2_FAULT0_A, TCC2_FAULT1_A, TCC2_FAULTA_A, TCC2_FAULTB_A, TCC2_OVF, TCC2_TRG, TCC2_UFS_A */
|
|
TCC2_1_IRQn = 98, /**< 98 SAMD51G18A Timer Counter Control 2 (TCC2): TCC2_MC_0 */
|
|
TCC2_2_IRQn = 99, /**< 99 SAMD51G18A Timer Counter Control 2 (TCC2): TCC2_MC_1 */
|
|
TCC2_3_IRQn = 100, /**< 100 SAMD51G18A Timer Counter Control 2 (TCC2): TCC2_MC_2 */
|
|
TC0_IRQn = 107, /**< 107 SAMD51G18A Basic Timer Counter 0 (TC0) */
|
|
TC1_IRQn = 108, /**< 108 SAMD51G18A Basic Timer Counter 1 (TC1) */
|
|
TC2_IRQn = 109, /**< 109 SAMD51G18A Basic Timer Counter 2 (TC2) */
|
|
TC3_IRQn = 110, /**< 110 SAMD51G18A Basic Timer Counter 3 (TC3) */
|
|
PDEC_0_IRQn = 115, /**< 115 SAMD51G18A Quadrature Decodeur (PDEC): PDEC_DIR_A, PDEC_ERR_A, PDEC_OVF, PDEC_VLC_A */
|
|
PDEC_1_IRQn = 116, /**< 116 SAMD51G18A Quadrature Decodeur (PDEC): PDEC_MC_0 */
|
|
PDEC_2_IRQn = 117, /**< 117 SAMD51G18A Quadrature Decodeur (PDEC): PDEC_MC_1 */
|
|
ADC0_0_IRQn = 118, /**< 118 SAMD51G18A Analog Digital Converter 0 (ADC0): ADC0_OVERRUN, ADC0_WINMON */
|
|
ADC0_1_IRQn = 119, /**< 119 SAMD51G18A Analog Digital Converter 0 (ADC0): ADC0_RESRDY */
|
|
ADC1_0_IRQn = 120, /**< 120 SAMD51G18A Analog Digital Converter 1 (ADC1): ADC1_OVERRUN, ADC1_WINMON */
|
|
ADC1_1_IRQn = 121, /**< 121 SAMD51G18A Analog Digital Converter 1 (ADC1): ADC1_RESRDY */
|
|
AC_IRQn = 122, /**< 122 SAMD51G18A Analog Comparators (AC) */
|
|
DAC_0_IRQn = 123, /**< 123 SAMD51G18A Digital-to-Analog Converter (DAC): DAC_OVERRUN_A_0, DAC_OVERRUN_A_1, DAC_UNDERRUN_A_0, DAC_UNDERRUN_A_1 */
|
|
DAC_1_IRQn = 124, /**< 124 SAMD51G18A Digital-to-Analog Converter (DAC): DAC_EMPTY_0 */
|
|
DAC_2_IRQn = 125, /**< 125 SAMD51G18A Digital-to-Analog Converter (DAC): DAC_EMPTY_1 */
|
|
DAC_3_IRQn = 126, /**< 126 SAMD51G18A Digital-to-Analog Converter (DAC): DAC_RESRDY_0 */
|
|
DAC_4_IRQn = 127, /**< 127 SAMD51G18A Digital-to-Analog Converter (DAC): DAC_RESRDY_1 */
|
|
PCC_IRQn = 129, /**< 129 SAMD51G18A Parallel Capture Controller (PCC) */
|
|
AES_IRQn = 130, /**< 130 SAMD51G18A Advanced Encryption Standard (AES) */
|
|
TRNG_IRQn = 131, /**< 131 SAMD51G18A True Random Generator (TRNG) */
|
|
ICM_IRQn = 132, /**< 132 SAMD51G18A Integrity Check Monitor (ICM) */
|
|
PUKCC_IRQn = 133, /**< 133 SAMD51G18A PUblic-Key Cryptography Controller (PUKCC) */
|
|
QSPI_IRQn = 134, /**< 134 SAMD51G18A Quad SPI interface (QSPI) */
|
|
SDHC0_IRQn = 135, /**< 135 SAMD51G18A SD/MMC Host Controller 0 (SDHC0) */
|
|
|
|
PERIPH_COUNT_IRQn = 137 /**< Number of peripheral IDs */
|
|
} IRQn_Type;
|
|
|
|
typedef struct _DeviceVectors
|
|
{
|
|
/* Stack pointer */
|
|
void* pvStack;
|
|
|
|
/* Cortex-M handlers */
|
|
void* pfnReset_Handler;
|
|
void* pfnNMI_Handler;
|
|
void* pfnHardFault_Handler;
|
|
void* pfnMemManage_Handler;
|
|
void* pfnBusFault_Handler;
|
|
void* pfnUsageFault_Handler;
|
|
void* pvReservedM9;
|
|
void* pvReservedM8;
|
|
void* pvReservedM7;
|
|
void* pvReservedM6;
|
|
void* pfnSVC_Handler;
|
|
void* pfnDebugMon_Handler;
|
|
void* pvReservedM3;
|
|
void* pfnPendSV_Handler;
|
|
void* pfnSysTick_Handler;
|
|
|
|
/* Peripheral handlers */
|
|
void* pfnPM_Handler; /* 0 Power Manager */
|
|
void* pfnMCLK_Handler; /* 1 Main Clock */
|
|
void* pfnOSCCTRL_0_Handler; /* 2 Oscillators Control IRQ 0 */
|
|
void* pfnOSCCTRL_1_Handler; /* 3 Oscillators Control IRQ 1 */
|
|
void* pfnOSCCTRL_2_Handler; /* 4 Oscillators Control IRQ 2 */
|
|
void* pfnOSCCTRL_3_Handler; /* 5 Oscillators Control IRQ 3 */
|
|
void* pfnOSCCTRL_4_Handler; /* 6 Oscillators Control IRQ 4 */
|
|
void* pfnOSC32KCTRL_Handler; /* 7 32kHz Oscillators Control */
|
|
void* pfnSUPC_0_Handler; /* 8 Supply Controller IRQ 0 */
|
|
void* pfnSUPC_1_Handler; /* 9 Supply Controller IRQ 1 */
|
|
void* pfnWDT_Handler; /* 10 Watchdog Timer */
|
|
void* pfnRTC_Handler; /* 11 Real-Time Counter */
|
|
void* pfnEIC_0_Handler; /* 12 External Interrupt Controller IRQ 0 */
|
|
void* pfnEIC_1_Handler; /* 13 External Interrupt Controller IRQ 1 */
|
|
void* pfnEIC_2_Handler; /* 14 External Interrupt Controller IRQ 2 */
|
|
void* pfnEIC_3_Handler; /* 15 External Interrupt Controller IRQ 3 */
|
|
void* pfnEIC_4_Handler; /* 16 External Interrupt Controller IRQ 4 */
|
|
void* pfnEIC_5_Handler; /* 17 External Interrupt Controller IRQ 5 */
|
|
void* pfnEIC_6_Handler; /* 18 External Interrupt Controller IRQ 6 */
|
|
void* pfnEIC_7_Handler; /* 19 External Interrupt Controller IRQ 7 */
|
|
void* pfnEIC_8_Handler; /* 20 External Interrupt Controller IRQ 8 */
|
|
void* pfnEIC_9_Handler; /* 21 External Interrupt Controller IRQ 9 */
|
|
void* pfnEIC_10_Handler; /* 22 External Interrupt Controller IRQ 10 */
|
|
void* pfnEIC_11_Handler; /* 23 External Interrupt Controller IRQ 11 */
|
|
void* pfnEIC_12_Handler; /* 24 External Interrupt Controller IRQ 12 */
|
|
void* pfnEIC_13_Handler; /* 25 External Interrupt Controller IRQ 13 */
|
|
void* pfnEIC_14_Handler; /* 26 External Interrupt Controller IRQ 14 */
|
|
void* pfnEIC_15_Handler; /* 27 External Interrupt Controller IRQ 15 */
|
|
void* pfnFREQM_Handler; /* 28 Frequency Meter */
|
|
void* pfnNVMCTRL_0_Handler; /* 29 Non-Volatile Memory Controller IRQ 0 */
|
|
void* pfnNVMCTRL_1_Handler; /* 30 Non-Volatile Memory Controller IRQ 1 */
|
|
void* pfnDMAC_0_Handler; /* 31 Direct Memory Access Controller IRQ 0 */
|
|
void* pfnDMAC_1_Handler; /* 32 Direct Memory Access Controller IRQ 1 */
|
|
void* pfnDMAC_2_Handler; /* 33 Direct Memory Access Controller IRQ 2 */
|
|
void* pfnDMAC_3_Handler; /* 34 Direct Memory Access Controller IRQ 3 */
|
|
void* pfnDMAC_4_Handler; /* 35 Direct Memory Access Controller IRQ 4 */
|
|
void* pfnEVSYS_0_Handler; /* 36 Event System Interface IRQ 0 */
|
|
void* pfnEVSYS_1_Handler; /* 37 Event System Interface IRQ 1 */
|
|
void* pfnEVSYS_2_Handler; /* 38 Event System Interface IRQ 2 */
|
|
void* pfnEVSYS_3_Handler; /* 39 Event System Interface IRQ 3 */
|
|
void* pfnEVSYS_4_Handler; /* 40 Event System Interface IRQ 4 */
|
|
void* pfnPAC_Handler; /* 41 Peripheral Access Controller */
|
|
void* pfnTAL_0_Handler; /* 42 Trigger Allocator IRQ 0 */
|
|
void* pfnTAL_1_Handler; /* 43 Trigger Allocator IRQ 1 */
|
|
void* pvReserved44;
|
|
void* pfnRAMECC_Handler; /* 45 RAM ECC */
|
|
void* pfnSERCOM0_0_Handler; /* 46 Serial Communication Interface 0 IRQ 0 */
|
|
void* pfnSERCOM0_1_Handler; /* 47 Serial Communication Interface 0 IRQ 1 */
|
|
void* pfnSERCOM0_2_Handler; /* 48 Serial Communication Interface 0 IRQ 2 */
|
|
void* pfnSERCOM0_3_Handler; /* 49 Serial Communication Interface 0 IRQ 3 */
|
|
void* pfnSERCOM1_0_Handler; /* 50 Serial Communication Interface 1 IRQ 0 */
|
|
void* pfnSERCOM1_1_Handler; /* 51 Serial Communication Interface 1 IRQ 1 */
|
|
void* pfnSERCOM1_2_Handler; /* 52 Serial Communication Interface 1 IRQ 2 */
|
|
void* pfnSERCOM1_3_Handler; /* 53 Serial Communication Interface 1 IRQ 3 */
|
|
void* pfnSERCOM2_0_Handler; /* 54 Serial Communication Interface 2 IRQ 0 */
|
|
void* pfnSERCOM2_1_Handler; /* 55 Serial Communication Interface 2 IRQ 1 */
|
|
void* pfnSERCOM2_2_Handler; /* 56 Serial Communication Interface 2 IRQ 2 */
|
|
void* pfnSERCOM2_3_Handler; /* 57 Serial Communication Interface 2 IRQ 3 */
|
|
void* pfnSERCOM3_0_Handler; /* 58 Serial Communication Interface 3 IRQ 0 */
|
|
void* pfnSERCOM3_1_Handler; /* 59 Serial Communication Interface 3 IRQ 1 */
|
|
void* pfnSERCOM3_2_Handler; /* 60 Serial Communication Interface 3 IRQ 2 */
|
|
void* pfnSERCOM3_3_Handler; /* 61 Serial Communication Interface 3 IRQ 3 */
|
|
void* pfnSERCOM4_0_Handler; /* 62 Serial Communication Interface 4 IRQ 0 */
|
|
void* pfnSERCOM4_1_Handler; /* 63 Serial Communication Interface 4 IRQ 1 */
|
|
void* pfnSERCOM4_2_Handler; /* 64 Serial Communication Interface 4 IRQ 2 */
|
|
void* pfnSERCOM4_3_Handler; /* 65 Serial Communication Interface 4 IRQ 3 */
|
|
void* pfnSERCOM5_0_Handler; /* 66 Serial Communication Interface 5 IRQ 0 */
|
|
void* pfnSERCOM5_1_Handler; /* 67 Serial Communication Interface 5 IRQ 1 */
|
|
void* pfnSERCOM5_2_Handler; /* 68 Serial Communication Interface 5 IRQ 2 */
|
|
void* pfnSERCOM5_3_Handler; /* 69 Serial Communication Interface 5 IRQ 3 */
|
|
void* pvReserved70;
|
|
void* pvReserved71;
|
|
void* pvReserved72;
|
|
void* pvReserved73;
|
|
void* pvReserved74;
|
|
void* pvReserved75;
|
|
void* pvReserved76;
|
|
void* pvReserved77;
|
|
void* pvReserved78;
|
|
void* pvReserved79;
|
|
void* pfnUSB_0_Handler; /* 80 Universal Serial Bus IRQ 0 */
|
|
void* pfnUSB_1_Handler; /* 81 Universal Serial Bus IRQ 1 */
|
|
void* pfnUSB_2_Handler; /* 82 Universal Serial Bus IRQ 2 */
|
|
void* pfnUSB_3_Handler; /* 83 Universal Serial Bus IRQ 3 */
|
|
void* pvReserved84;
|
|
void* pfnTCC0_0_Handler; /* 85 Timer Counter Control 0 IRQ 0 */
|
|
void* pfnTCC0_1_Handler; /* 86 Timer Counter Control 0 IRQ 1 */
|
|
void* pfnTCC0_2_Handler; /* 87 Timer Counter Control 0 IRQ 2 */
|
|
void* pfnTCC0_3_Handler; /* 88 Timer Counter Control 0 IRQ 3 */
|
|
void* pfnTCC0_4_Handler; /* 89 Timer Counter Control 0 IRQ 4 */
|
|
void* pfnTCC0_5_Handler; /* 90 Timer Counter Control 0 IRQ 5 */
|
|
void* pfnTCC0_6_Handler; /* 91 Timer Counter Control 0 IRQ 6 */
|
|
void* pfnTCC1_0_Handler; /* 92 Timer Counter Control 1 IRQ 0 */
|
|
void* pfnTCC1_1_Handler; /* 93 Timer Counter Control 1 IRQ 1 */
|
|
void* pfnTCC1_2_Handler; /* 94 Timer Counter Control 1 IRQ 2 */
|
|
void* pfnTCC1_3_Handler; /* 95 Timer Counter Control 1 IRQ 3 */
|
|
void* pfnTCC1_4_Handler; /* 96 Timer Counter Control 1 IRQ 4 */
|
|
void* pfnTCC2_0_Handler; /* 97 Timer Counter Control 2 IRQ 0 */
|
|
void* pfnTCC2_1_Handler; /* 98 Timer Counter Control 2 IRQ 1 */
|
|
void* pfnTCC2_2_Handler; /* 99 Timer Counter Control 2 IRQ 2 */
|
|
void* pfnTCC2_3_Handler; /* 100 Timer Counter Control 2 IRQ 3 */
|
|
void* pvReserved101;
|
|
void* pvReserved102;
|
|
void* pvReserved103;
|
|
void* pvReserved104;
|
|
void* pvReserved105;
|
|
void* pvReserved106;
|
|
void* pfnTC0_Handler; /* 107 Basic Timer Counter 0 */
|
|
void* pfnTC1_Handler; /* 108 Basic Timer Counter 1 */
|
|
void* pfnTC2_Handler; /* 109 Basic Timer Counter 2 */
|
|
void* pfnTC3_Handler; /* 110 Basic Timer Counter 3 */
|
|
void* pvReserved111;
|
|
void* pvReserved112;
|
|
void* pvReserved113;
|
|
void* pvReserved114;
|
|
void* pfnPDEC_0_Handler; /* 115 Quadrature Decodeur IRQ 0 */
|
|
void* pfnPDEC_1_Handler; /* 116 Quadrature Decodeur IRQ 1 */
|
|
void* pfnPDEC_2_Handler; /* 117 Quadrature Decodeur IRQ 2 */
|
|
void* pfnADC0_0_Handler; /* 118 Analog Digital Converter 0 IRQ 0 */
|
|
void* pfnADC0_1_Handler; /* 119 Analog Digital Converter 0 IRQ 1 */
|
|
void* pfnADC1_0_Handler; /* 120 Analog Digital Converter 1 IRQ 0 */
|
|
void* pfnADC1_1_Handler; /* 121 Analog Digital Converter 1 IRQ 1 */
|
|
void* pfnAC_Handler; /* 122 Analog Comparators */
|
|
void* pfnDAC_0_Handler; /* 123 Digital-to-Analog Converter IRQ 0 */
|
|
void* pfnDAC_1_Handler; /* 124 Digital-to-Analog Converter IRQ 1 */
|
|
void* pfnDAC_2_Handler; /* 125 Digital-to-Analog Converter IRQ 2 */
|
|
void* pfnDAC_3_Handler; /* 126 Digital-to-Analog Converter IRQ 3 */
|
|
void* pfnDAC_4_Handler; /* 127 Digital-to-Analog Converter IRQ 4 */
|
|
void* pvReserved128;
|
|
void* pfnPCC_Handler; /* 129 Parallel Capture Controller */
|
|
void* pfnAES_Handler; /* 130 Advanced Encryption Standard */
|
|
void* pfnTRNG_Handler; /* 131 True Random Generator */
|
|
void* pfnICM_Handler; /* 132 Integrity Check Monitor */
|
|
void* pfnPUKCC_Handler; /* 133 PUblic-Key Cryptography Controller */
|
|
void* pfnQSPI_Handler; /* 134 Quad SPI interface */
|
|
void* pfnSDHC0_Handler; /* 135 SD/MMC Host Controller 0 */
|
|
void* pvReserved136;
|
|
} DeviceVectors;
|
|
|
|
/* Cortex-M4 processor handlers */
|
|
void Reset_Handler ( void );
|
|
void NMI_Handler ( void );
|
|
void HardFault_Handler ( void );
|
|
void MemManage_Handler ( void );
|
|
void BusFault_Handler ( void );
|
|
void UsageFault_Handler ( void );
|
|
void SVC_Handler ( void );
|
|
void DebugMon_Handler ( void );
|
|
void PendSV_Handler ( void );
|
|
void SysTick_Handler ( void );
|
|
|
|
/* Peripherals handlers */
|
|
void PM_Handler ( void );
|
|
void MCLK_Handler ( void );
|
|
void OSCCTRL_0_Handler ( void );
|
|
void OSCCTRL_1_Handler ( void );
|
|
void OSCCTRL_2_Handler ( void );
|
|
void OSCCTRL_3_Handler ( void );
|
|
void OSCCTRL_4_Handler ( void );
|
|
void OSC32KCTRL_Handler ( void );
|
|
void SUPC_0_Handler ( void );
|
|
void SUPC_1_Handler ( void );
|
|
void WDT_Handler ( void );
|
|
void RTC_Handler ( void );
|
|
void EIC_0_Handler ( void );
|
|
void EIC_1_Handler ( void );
|
|
void EIC_2_Handler ( void );
|
|
void EIC_3_Handler ( void );
|
|
void EIC_4_Handler ( void );
|
|
void EIC_5_Handler ( void );
|
|
void EIC_6_Handler ( void );
|
|
void EIC_7_Handler ( void );
|
|
void EIC_8_Handler ( void );
|
|
void EIC_9_Handler ( void );
|
|
void EIC_10_Handler ( void );
|
|
void EIC_11_Handler ( void );
|
|
void EIC_12_Handler ( void );
|
|
void EIC_13_Handler ( void );
|
|
void EIC_14_Handler ( void );
|
|
void EIC_15_Handler ( void );
|
|
void FREQM_Handler ( void );
|
|
void NVMCTRL_0_Handler ( void );
|
|
void NVMCTRL_1_Handler ( void );
|
|
void DMAC_0_Handler ( void );
|
|
void DMAC_1_Handler ( void );
|
|
void DMAC_2_Handler ( void );
|
|
void DMAC_3_Handler ( void );
|
|
void DMAC_4_Handler ( void );
|
|
void EVSYS_0_Handler ( void );
|
|
void EVSYS_1_Handler ( void );
|
|
void EVSYS_2_Handler ( void );
|
|
void EVSYS_3_Handler ( void );
|
|
void EVSYS_4_Handler ( void );
|
|
void PAC_Handler ( void );
|
|
void TAL_0_Handler ( void );
|
|
void TAL_1_Handler ( void );
|
|
void RAMECC_Handler ( void );
|
|
void SERCOM0_0_Handler ( void );
|
|
void SERCOM0_1_Handler ( void );
|
|
void SERCOM0_2_Handler ( void );
|
|
void SERCOM0_3_Handler ( void );
|
|
void SERCOM1_0_Handler ( void );
|
|
void SERCOM1_1_Handler ( void );
|
|
void SERCOM1_2_Handler ( void );
|
|
void SERCOM1_3_Handler ( void );
|
|
void SERCOM2_0_Handler ( void );
|
|
void SERCOM2_1_Handler ( void );
|
|
void SERCOM2_2_Handler ( void );
|
|
void SERCOM2_3_Handler ( void );
|
|
void SERCOM3_0_Handler ( void );
|
|
void SERCOM3_1_Handler ( void );
|
|
void SERCOM3_2_Handler ( void );
|
|
void SERCOM3_3_Handler ( void );
|
|
void SERCOM4_0_Handler ( void );
|
|
void SERCOM4_1_Handler ( void );
|
|
void SERCOM4_2_Handler ( void );
|
|
void SERCOM4_3_Handler ( void );
|
|
void SERCOM5_0_Handler ( void );
|
|
void SERCOM5_1_Handler ( void );
|
|
void SERCOM5_2_Handler ( void );
|
|
void SERCOM5_3_Handler ( void );
|
|
void USB_0_Handler ( void );
|
|
void USB_1_Handler ( void );
|
|
void USB_2_Handler ( void );
|
|
void USB_3_Handler ( void );
|
|
void TCC0_0_Handler ( void );
|
|
void TCC0_1_Handler ( void );
|
|
void TCC0_2_Handler ( void );
|
|
void TCC0_3_Handler ( void );
|
|
void TCC0_4_Handler ( void );
|
|
void TCC0_5_Handler ( void );
|
|
void TCC0_6_Handler ( void );
|
|
void TCC1_0_Handler ( void );
|
|
void TCC1_1_Handler ( void );
|
|
void TCC1_2_Handler ( void );
|
|
void TCC1_3_Handler ( void );
|
|
void TCC1_4_Handler ( void );
|
|
void TCC2_0_Handler ( void );
|
|
void TCC2_1_Handler ( void );
|
|
void TCC2_2_Handler ( void );
|
|
void TCC2_3_Handler ( void );
|
|
void TC0_Handler ( void );
|
|
void TC1_Handler ( void );
|
|
void TC2_Handler ( void );
|
|
void TC3_Handler ( void );
|
|
void PDEC_0_Handler ( void );
|
|
void PDEC_1_Handler ( void );
|
|
void PDEC_2_Handler ( void );
|
|
void ADC0_0_Handler ( void );
|
|
void ADC0_1_Handler ( void );
|
|
void ADC1_0_Handler ( void );
|
|
void ADC1_1_Handler ( void );
|
|
void AC_Handler ( void );
|
|
void DAC_0_Handler ( void );
|
|
void DAC_1_Handler ( void );
|
|
void DAC_2_Handler ( void );
|
|
void DAC_3_Handler ( void );
|
|
void DAC_4_Handler ( void );
|
|
void PCC_Handler ( void );
|
|
void AES_Handler ( void );
|
|
void TRNG_Handler ( void );
|
|
void ICM_Handler ( void );
|
|
void PUKCC_Handler ( void );
|
|
void QSPI_Handler ( void );
|
|
void SDHC0_Handler ( void );
|
|
|
|
/*
|
|
* \brief Configuration of the Cortex-M4 Processor and Core Peripherals
|
|
*/
|
|
|
|
//#define LITTLE_ENDIAN 1
|
|
#define __CM4_REV 1 /*!< Core revision r0p1 */
|
|
#define __DEBUG_LVL 3 /*!< Full debug plus DWT data matching */
|
|
#define __FPU_PRESENT 1 /*!< FPU present or not */
|
|
#define __MPU_PRESENT 1 /*!< MPU present or not */
|
|
#define __NVIC_PRIO_BITS 3 /*!< Number of bits used for Priority Levels */
|
|
#define __TRACE_LVL 2 /*!< Full trace: ITM, DWT triggers and counters, ETM */
|
|
#define __VTOR_PRESENT 1 /*!< VTOR present or not */
|
|
#define __Vendor_SysTickConfig 0 /*!< Set to 1 if different SysTick Config is used */
|
|
|
|
/**
|
|
* \brief CMSIS includes
|
|
*/
|
|
|
|
#include <core_cm4.h>
|
|
#if !defined DONT_USE_CMSIS_INIT
|
|
#include "system_samd51.h"
|
|
#endif /* DONT_USE_CMSIS_INIT */
|
|
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/** SOFTWARE PERIPHERAL API DEFINITION FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
/** \defgroup SAMD51G18A_api Peripheral Software API */
|
|
/*@{*/
|
|
|
|
#include "component/ac.h"
|
|
#include "component/adc.h"
|
|
#include "component/aes.h"
|
|
#include "component/ccl.h"
|
|
#include "component/cmcc.h"
|
|
#include "component/dac.h"
|
|
#include "component/dmac.h"
|
|
#include "component/dsu.h"
|
|
#include "component/eic.h"
|
|
#include "component/evsys.h"
|
|
#include "component/freqm.h"
|
|
#include "component/gclk.h"
|
|
#include "component/hmatrixb.h"
|
|
#include "component/icm.h"
|
|
#include "component/mclk.h"
|
|
#include "component/nvmctrl.h"
|
|
#include "component/oscctrl.h"
|
|
#include "component/osc32kctrl.h"
|
|
#include "component/pac.h"
|
|
#include "component/pcc.h"
|
|
#include "component/pdec.h"
|
|
#include "component/pm.h"
|
|
#include "component/port.h"
|
|
#include "component/qspi.h"
|
|
#include "component/ramecc.h"
|
|
#include "component/rstc.h"
|
|
#include "component/rtc.h"
|
|
#include "component/sdhc.h"
|
|
#include "component/sercom.h"
|
|
#include "component/supc.h"
|
|
#include "component/tal.h"
|
|
#include "component/tc.h"
|
|
#include "component/tcc.h"
|
|
#include "component/trng.h"
|
|
#include "component/usb.h"
|
|
#include "component/wdt.h"
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/** REGISTERS ACCESS DEFINITIONS FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
/** \defgroup SAMD51G18A_reg Registers Access Definitions */
|
|
/*@{*/
|
|
|
|
#include "instance/ac.h"
|
|
#include "instance/adc0.h"
|
|
#include "instance/adc1.h"
|
|
#include "instance/aes.h"
|
|
#include "instance/ccl.h"
|
|
#include "instance/cmcc.h"
|
|
#include "instance/dac.h"
|
|
#include "instance/dmac.h"
|
|
#include "instance/dsu.h"
|
|
#include "instance/eic.h"
|
|
#include "instance/evsys.h"
|
|
#include "instance/freqm.h"
|
|
#include "instance/gclk.h"
|
|
#include "instance/hmatrix.h"
|
|
#include "instance/icm.h"
|
|
#include "instance/mclk.h"
|
|
#include "instance/nvmctrl.h"
|
|
#include "instance/oscctrl.h"
|
|
#include "instance/osc32kctrl.h"
|
|
#include "instance/pac.h"
|
|
#include "instance/pcc.h"
|
|
#include "instance/pdec.h"
|
|
#include "instance/pm.h"
|
|
#include "instance/port.h"
|
|
#include "instance/qspi.h"
|
|
#include "instance/ramecc.h"
|
|
#include "instance/rstc.h"
|
|
#include "instance/rtc.h"
|
|
#include "instance/sdhc0.h"
|
|
#include "instance/sercom0.h"
|
|
#include "instance/sercom1.h"
|
|
#include "instance/sercom2.h"
|
|
#include "instance/sercom3.h"
|
|
#include "instance/sercom4.h"
|
|
#include "instance/sercom5.h"
|
|
#include "instance/supc.h"
|
|
#include "instance/tal.h"
|
|
#include "instance/tc0.h"
|
|
#include "instance/tc1.h"
|
|
#include "instance/tc2.h"
|
|
#include "instance/tc3.h"
|
|
#include "instance/tcc0.h"
|
|
#include "instance/tcc1.h"
|
|
#include "instance/tcc2.h"
|
|
#include "instance/trng.h"
|
|
#include "instance/usb.h"
|
|
#include "instance/wdt.h"
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/** PERIPHERAL ID DEFINITIONS FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
/** \defgroup SAMD51G18A_id Peripheral Ids Definitions */
|
|
/*@{*/
|
|
|
|
// Peripheral instances on HPB0 bridge
|
|
#define ID_PAC 0 /**< \brief Peripheral Access Controller (PAC) */
|
|
#define ID_PM 1 /**< \brief Power Manager (PM) */
|
|
#define ID_MCLK 2 /**< \brief Main Clock (MCLK) */
|
|
#define ID_RSTC 3 /**< \brief Reset Controller (RSTC) */
|
|
#define ID_OSCCTRL 4 /**< \brief Oscillators Control (OSCCTRL) */
|
|
#define ID_OSC32KCTRL 5 /**< \brief 32kHz Oscillators Control (OSC32KCTRL) */
|
|
#define ID_SUPC 6 /**< \brief Supply Controller (SUPC) */
|
|
#define ID_GCLK 7 /**< \brief Generic Clock Generator (GCLK) */
|
|
#define ID_WDT 8 /**< \brief Watchdog Timer (WDT) */
|
|
#define ID_RTC 9 /**< \brief Real-Time Counter (RTC) */
|
|
#define ID_EIC 10 /**< \brief External Interrupt Controller (EIC) */
|
|
#define ID_FREQM 11 /**< \brief Frequency Meter (FREQM) */
|
|
#define ID_SERCOM0 12 /**< \brief Serial Communication Interface 0 (SERCOM0) */
|
|
#define ID_SERCOM1 13 /**< \brief Serial Communication Interface 1 (SERCOM1) */
|
|
#define ID_TC0 14 /**< \brief Basic Timer Counter 0 (TC0) */
|
|
#define ID_TC1 15 /**< \brief Basic Timer Counter 1 (TC1) */
|
|
|
|
// Peripheral instances on HPB1 bridge
|
|
#define ID_USB 32 /**< \brief Universal Serial Bus (USB) */
|
|
#define ID_DSU 33 /**< \brief Device Service Unit (DSU) */
|
|
#define ID_NVMCTRL 34 /**< \brief Non-Volatile Memory Controller (NVMCTRL) */
|
|
#define ID_CMCC 35 /**< \brief Cortex M Cache Controller (CMCC) */
|
|
#define ID_PORT 36 /**< \brief Port Module (PORT) */
|
|
#define ID_DMAC 37 /**< \brief Direct Memory Access Controller (DMAC) */
|
|
#define ID_HMATRIX 38 /**< \brief HSB Matrix (HMATRIX) */
|
|
#define ID_EVSYS 39 /**< \brief Event System Interface (EVSYS) */
|
|
#define ID_SERCOM2 41 /**< \brief Serial Communication Interface 2 (SERCOM2) */
|
|
#define ID_SERCOM3 42 /**< \brief Serial Communication Interface 3 (SERCOM3) */
|
|
#define ID_TCC0 43 /**< \brief Timer Counter Control 0 (TCC0) */
|
|
#define ID_TCC1 44 /**< \brief Timer Counter Control 1 (TCC1) */
|
|
#define ID_TC2 45 /**< \brief Basic Timer Counter 2 (TC2) */
|
|
#define ID_TC3 46 /**< \brief Basic Timer Counter 3 (TC3) */
|
|
#define ID_TAL 47 /**< \brief Trigger Allocator (TAL) */
|
|
#define ID_RAMECC 48 /**< \brief RAM ECC (RAMECC) */
|
|
#define ID_TCC2 67 /**< \brief Timer Counter Control 2 (TCC2) */
|
|
#define ID_PDEC 71 /**< \brief Quadrature Decodeur (PDEC) */
|
|
#define ID_AC 72 /**< \brief Analog Comparators (AC) */
|
|
#define ID_AES 73 /**< \brief Advanced Encryption Standard (AES) */
|
|
#define ID_TRNG 74 /**< \brief True Random Generator (TRNG) */
|
|
#define ID_ICM 75 /**< \brief Integrity Check Monitor (ICM) */
|
|
#define ID_PUKCC 76 /**< \brief PUblic-Key Cryptography Controller (PUKCC) */
|
|
#define ID_QSPI 77 /**< \brief Quad SPI interface (QSPI) */
|
|
#define ID_CCL 78 /**< \brief Configurable Custom Logic (CCL) */
|
|
|
|
// Peripheral instances on HPB3 bridge
|
|
#define ID_SERCOM4 96 /**< \brief Serial Communication Interface 4 (SERCOM4) */
|
|
#define ID_SERCOM5 97 /**< \brief Serial Communication Interface 5 (SERCOM5) */
|
|
#define ID_ADC0 103 /**< \brief Analog Digital Converter 0 (ADC0) */
|
|
#define ID_ADC1 104 /**< \brief Analog Digital Converter 1 (ADC1) */
|
|
#define ID_DAC 105 /**< \brief Digital-to-Analog Converter (DAC) */
|
|
#define ID_PCC 107 /**< \brief Parallel Capture Controller (PCC) */
|
|
|
|
// Peripheral instances on AHB (as if on bridge 4)
|
|
#define ID_SDHC0 128 /**< \brief SD/MMC Host Controller (SDHC0) */
|
|
|
|
#define ID_PERIPH_COUNT 129 /**< \brief Max number of peripheral IDs */
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/** BASE ADDRESS DEFINITIONS FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
/** \defgroup SAMD51G18A_base Peripheral Base Address Definitions */
|
|
/*@{*/
|
|
|
|
#if defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)
|
|
#define AC (0x42002000) /**< \brief (AC) APB Base Address */
|
|
#define ADC0 (0x43001C00) /**< \brief (ADC0) APB Base Address */
|
|
#define ADC1 (0x43002000) /**< \brief (ADC1) APB Base Address */
|
|
#define AES (0x42002400) /**< \brief (AES) APB Base Address */
|
|
#define CCL (0x42003800) /**< \brief (CCL) APB Base Address */
|
|
#define CMCC (0x41006000) /**< \brief (CMCC) APB Base Address */
|
|
#define CMCC_AHB (0x03000000) /**< \brief (CMCC) AHB Base Address */
|
|
#define DAC (0x43002400) /**< \brief (DAC) APB Base Address */
|
|
#define DMAC (0x4100A000) /**< \brief (DMAC) APB Base Address */
|
|
#define DSU (0x41002000) /**< \brief (DSU) APB Base Address */
|
|
#define EIC (0x40002800) /**< \brief (EIC) APB Base Address */
|
|
#define EVSYS (0x4100E000) /**< \brief (EVSYS) APB Base Address */
|
|
#define FREQM (0x40002C00) /**< \brief (FREQM) APB Base Address */
|
|
#define GCLK (0x40001C00) /**< \brief (GCLK) APB Base Address */
|
|
#define HMATRIX (0x4100C000) /**< \brief (HMATRIX) APB Base Address */
|
|
#define ICM (0x42002C00) /**< \brief (ICM) APB Base Address */
|
|
#define MCLK (0x40000800) /**< \brief (MCLK) APB Base Address */
|
|
#define NVMCTRL (0x41004000) /**< \brief (NVMCTRL) APB Base Address */
|
|
#define NVMCTRL_CB (0x00800000) /**< \brief (NVMCTRL) CB Base Address */
|
|
#define NVMCTRL_CBW0 (0x00800000) /**< \brief (NVMCTRL) CBW0 Base Address */
|
|
#define NVMCTRL_CBW1 (0x00800010) /**< \brief (NVMCTRL) CBW1 Base Address */
|
|
#define NVMCTRL_CBW2 (0x00800020) /**< \brief (NVMCTRL) CBW2 Base Address */
|
|
#define NVMCTRL_CBW3 (0x00800030) /**< \brief (NVMCTRL) CBW3 Base Address */
|
|
#define NVMCTRL_CBW4 (0x00800040) /**< \brief (NVMCTRL) CBW4 Base Address */
|
|
#define NVMCTRL_CBW5 (0x00800050) /**< \brief (NVMCTRL) CBW5 Base Address */
|
|
#define NVMCTRL_CBW6 (0x00800060) /**< \brief (NVMCTRL) CBW6 Base Address */
|
|
#define NVMCTRL_CBW7 (0x00800070) /**< \brief (NVMCTRL) CBW7 Base Address */
|
|
#define NVMCTRL_FS (0x00806000) /**< \brief (NVMCTRL) FS Base Address */
|
|
#define NVMCTRL_SW0 (0x00800080) /**< \brief (NVMCTRL) SW0 Base Address */
|
|
#define NVMCTRL_SW1 (0x00800090) /**< \brief (NVMCTRL) SW1 Base Address */
|
|
#define NVMCTRL_SW2 (0x008000A0) /**< \brief (NVMCTRL) SW2 Base Address */
|
|
#define NVMCTRL_SW3 (0x008000B0) /**< \brief (NVMCTRL) SW3 Base Address */
|
|
#define NVMCTRL_SW4 (0x008000C0) /**< \brief (NVMCTRL) SW4 Base Address */
|
|
#define NVMCTRL_SW5 (0x008000D0) /**< \brief (NVMCTRL) SW5 Base Address */
|
|
#define NVMCTRL_SW6 (0x008000E0) /**< \brief (NVMCTRL) SW6 Base Address */
|
|
#define NVMCTRL_SW7 (0x008000F0) /**< \brief (NVMCTRL) SW7 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W0 (0x00800100) /**< \brief (NVMCTRL) TEMP_LOG_W0 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W1 (0x00800110) /**< \brief (NVMCTRL) TEMP_LOG_W1 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W2 (0x00800120) /**< \brief (NVMCTRL) TEMP_LOG_W2 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W3 (0x00800130) /**< \brief (NVMCTRL) TEMP_LOG_W3 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W4 (0x00800140) /**< \brief (NVMCTRL) TEMP_LOG_W4 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W5 (0x00800150) /**< \brief (NVMCTRL) TEMP_LOG_W5 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W6 (0x00800160) /**< \brief (NVMCTRL) TEMP_LOG_W6 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W7 (0x00800170) /**< \brief (NVMCTRL) TEMP_LOG_W7 Base Address */
|
|
#define NVMCTRL_TLATCH (0x00802000) /**< \brief (NVMCTRL) TLATCH Base Address */
|
|
#define NVMCTRL_USER (0x00804000) /**< \brief (NVMCTRL) USER Base Address */
|
|
#define OSCCTRL (0x40001000) /**< \brief (OSCCTRL) APB Base Address */
|
|
#define OSC32KCTRL (0x40001400) /**< \brief (OSC32KCTRL) APB Base Address */
|
|
#define PAC (0x40000000) /**< \brief (PAC) APB Base Address */
|
|
#define PCC (0x43002C00) /**< \brief (PCC) APB Base Address */
|
|
#define PDEC (0x42001C00) /**< \brief (PDEC) APB Base Address */
|
|
#define PM (0x40000400) /**< \brief (PM) APB Base Address */
|
|
#define PORT (0x41008000) /**< \brief (PORT) APB Base Address */
|
|
#define PUKCC (0x42003000) /**< \brief (PUKCC) APB Base Address */
|
|
#define PUKCC_AHB (0x02000000) /**< \brief (PUKCC) AHB Base Address */
|
|
#define QSPI (0x42003400) /**< \brief (QSPI) APB Base Address */
|
|
#define QSPI_AHB (0x04000000) /**< \brief (QSPI) AHB Base Address */
|
|
#define RAMECC (0x41020000) /**< \brief (RAMECC) APB Base Address */
|
|
#define RSTC (0x40000C00) /**< \brief (RSTC) APB Base Address */
|
|
#define RTC (0x40002400) /**< \brief (RTC) APB Base Address */
|
|
#define SDHC0 (0x45000000) /**< \brief (SDHC0) AHB Base Address */
|
|
#define SERCOM0 (0x40003000) /**< \brief (SERCOM0) APB Base Address */
|
|
#define SERCOM1 (0x40003400) /**< \brief (SERCOM1) APB Base Address */
|
|
#define SERCOM2 (0x41012000) /**< \brief (SERCOM2) APB Base Address */
|
|
#define SERCOM3 (0x41014000) /**< \brief (SERCOM3) APB Base Address */
|
|
#define SERCOM4 (0x43000000) /**< \brief (SERCOM4) APB Base Address */
|
|
#define SERCOM5 (0x43000400) /**< \brief (SERCOM5) APB Base Address */
|
|
#define SUPC (0x40001800) /**< \brief (SUPC) APB Base Address */
|
|
#define TAL (0x4101E000) /**< \brief (TAL) APB Base Address */
|
|
#define TC0 (0x40003800) /**< \brief (TC0) APB Base Address */
|
|
#define TC1 (0x40003C00) /**< \brief (TC1) APB Base Address */
|
|
#define TC2 (0x4101A000) /**< \brief (TC2) APB Base Address */
|
|
#define TC3 (0x4101C000) /**< \brief (TC3) APB Base Address */
|
|
#define TCC0 (0x41016000) /**< \brief (TCC0) APB Base Address */
|
|
#define TCC1 (0x41018000) /**< \brief (TCC1) APB Base Address */
|
|
#define TCC2 (0x42000C00) /**< \brief (TCC2) APB Base Address */
|
|
#define TRNG (0x42002800) /**< \brief (TRNG) APB Base Address */
|
|
#define USB (0x41000000) /**< \brief (USB) APB Base Address */
|
|
#define WDT (0x40002000) /**< \brief (WDT) APB Base Address */
|
|
#else
|
|
#define AC ((Ac *)0x42002000UL) /**< \brief (AC) APB Base Address */
|
|
#define AC_INST_NUM 1 /**< \brief (AC) Number of instances */
|
|
#define AC_INSTS { AC } /**< \brief (AC) Instances List */
|
|
|
|
#define ADC0 ((Adc *)0x43001C00UL) /**< \brief (ADC0) APB Base Address */
|
|
#define ADC1 ((Adc *)0x43002000UL) /**< \brief (ADC1) APB Base Address */
|
|
#define ADC_INST_NUM 2 /**< \brief (ADC) Number of instances */
|
|
#define ADC_INSTS { ADC0, ADC1 } /**< \brief (ADC) Instances List */
|
|
|
|
#define AES ((Aes *)0x42002400UL) /**< \brief (AES) APB Base Address */
|
|
#define AES_INST_NUM 1 /**< \brief (AES) Number of instances */
|
|
#define AES_INSTS { AES } /**< \brief (AES) Instances List */
|
|
|
|
#define CCL ((Ccl *)0x42003800UL) /**< \brief (CCL) APB Base Address */
|
|
#define CCL_INST_NUM 1 /**< \brief (CCL) Number of instances */
|
|
#define CCL_INSTS { CCL } /**< \brief (CCL) Instances List */
|
|
|
|
#define CMCC ((Cmcc *)0x41006000UL) /**< \brief (CMCC) APB Base Address */
|
|
#define CMCC_AHB (0x03000000UL) /**< \brief (CMCC) AHB Base Address */
|
|
#define CMCC_INST_NUM 1 /**< \brief (CMCC) Number of instances */
|
|
#define CMCC_INSTS { CMCC } /**< \brief (CMCC) Instances List */
|
|
|
|
#define DAC ((Dac *)0x43002400UL) /**< \brief (DAC) APB Base Address */
|
|
#define DAC_INST_NUM 1 /**< \brief (DAC) Number of instances */
|
|
#define DAC_INSTS { DAC } /**< \brief (DAC) Instances List */
|
|
|
|
#define DMAC ((Dmac *)0x4100A000UL) /**< \brief (DMAC) APB Base Address */
|
|
#define DMAC_INST_NUM 1 /**< \brief (DMAC) Number of instances */
|
|
#define DMAC_INSTS { DMAC } /**< \brief (DMAC) Instances List */
|
|
|
|
#define DSU ((Dsu *)0x41002000UL) /**< \brief (DSU) APB Base Address */
|
|
#define DSU_INST_NUM 1 /**< \brief (DSU) Number of instances */
|
|
#define DSU_INSTS { DSU } /**< \brief (DSU) Instances List */
|
|
|
|
#define EIC ((Eic *)0x40002800UL) /**< \brief (EIC) APB Base Address */
|
|
#define EIC_INST_NUM 1 /**< \brief (EIC) Number of instances */
|
|
#define EIC_INSTS { EIC } /**< \brief (EIC) Instances List */
|
|
|
|
#define EVSYS ((Evsys *)0x4100E000UL) /**< \brief (EVSYS) APB Base Address */
|
|
#define EVSYS_INST_NUM 1 /**< \brief (EVSYS) Number of instances */
|
|
#define EVSYS_INSTS { EVSYS } /**< \brief (EVSYS) Instances List */
|
|
|
|
#define FREQM ((Freqm *)0x40002C00UL) /**< \brief (FREQM) APB Base Address */
|
|
#define FREQM_INST_NUM 1 /**< \brief (FREQM) Number of instances */
|
|
#define FREQM_INSTS { FREQM } /**< \brief (FREQM) Instances List */
|
|
|
|
#define GCLK ((Gclk *)0x40001C00UL) /**< \brief (GCLK) APB Base Address */
|
|
#define GCLK_INST_NUM 1 /**< \brief (GCLK) Number of instances */
|
|
#define GCLK_INSTS { GCLK } /**< \brief (GCLK) Instances List */
|
|
|
|
#define HMATRIX ((Hmatrixb *)0x4100C000UL) /**< \brief (HMATRIX) APB Base Address */
|
|
#define HMATRIXB_INST_NUM 1 /**< \brief (HMATRIXB) Number of instances */
|
|
#define HMATRIXB_INSTS { HMATRIX } /**< \brief (HMATRIXB) Instances List */
|
|
|
|
#define ICM ((Icm *)0x42002C00UL) /**< \brief (ICM) APB Base Address */
|
|
#define ICM_INST_NUM 1 /**< \brief (ICM) Number of instances */
|
|
#define ICM_INSTS { ICM } /**< \brief (ICM) Instances List */
|
|
|
|
#define MCLK ((Mclk *)0x40000800UL) /**< \brief (MCLK) APB Base Address */
|
|
#define MCLK_INST_NUM 1 /**< \brief (MCLK) Number of instances */
|
|
#define MCLK_INSTS { MCLK } /**< \brief (MCLK) Instances List */
|
|
|
|
#define NVMCTRL ((Nvmctrl *)0x41004000UL) /**< \brief (NVMCTRL) APB Base Address */
|
|
#define NVMCTRL_CB (0x00800000UL) /**< \brief (NVMCTRL) CB Base Address */
|
|
#define NVMCTRL_CBW0 (0x00800000UL) /**< \brief (NVMCTRL) CBW0 Base Address */
|
|
#define NVMCTRL_CBW1 (0x00800010UL) /**< \brief (NVMCTRL) CBW1 Base Address */
|
|
#define NVMCTRL_CBW2 (0x00800020UL) /**< \brief (NVMCTRL) CBW2 Base Address */
|
|
#define NVMCTRL_CBW3 (0x00800030UL) /**< \brief (NVMCTRL) CBW3 Base Address */
|
|
#define NVMCTRL_CBW4 (0x00800040UL) /**< \brief (NVMCTRL) CBW4 Base Address */
|
|
#define NVMCTRL_CBW5 (0x00800050UL) /**< \brief (NVMCTRL) CBW5 Base Address */
|
|
#define NVMCTRL_CBW6 (0x00800060UL) /**< \brief (NVMCTRL) CBW6 Base Address */
|
|
#define NVMCTRL_CBW7 (0x00800070UL) /**< \brief (NVMCTRL) CBW7 Base Address */
|
|
#define NVMCTRL_FS (0x00806000UL) /**< \brief (NVMCTRL) FS Base Address */
|
|
#define NVMCTRL_SW0 (0x00800080UL) /**< \brief (NVMCTRL) SW0 Base Address */
|
|
#define NVMCTRL_SW1 (0x00800090UL) /**< \brief (NVMCTRL) SW1 Base Address */
|
|
#define NVMCTRL_SW2 (0x008000A0UL) /**< \brief (NVMCTRL) SW2 Base Address */
|
|
#define NVMCTRL_SW3 (0x008000B0UL) /**< \brief (NVMCTRL) SW3 Base Address */
|
|
#define NVMCTRL_SW4 (0x008000C0UL) /**< \brief (NVMCTRL) SW4 Base Address */
|
|
#define NVMCTRL_SW5 (0x008000D0UL) /**< \brief (NVMCTRL) SW5 Base Address */
|
|
#define NVMCTRL_SW6 (0x008000E0UL) /**< \brief (NVMCTRL) SW6 Base Address */
|
|
#define NVMCTRL_SW7 (0x008000F0UL) /**< \brief (NVMCTRL) SW7 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W0 (0x00800100UL) /**< \brief (NVMCTRL) TEMP_LOG_W0 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W1 (0x00800110UL) /**< \brief (NVMCTRL) TEMP_LOG_W1 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W2 (0x00800120UL) /**< \brief (NVMCTRL) TEMP_LOG_W2 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W3 (0x00800130UL) /**< \brief (NVMCTRL) TEMP_LOG_W3 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W4 (0x00800140UL) /**< \brief (NVMCTRL) TEMP_LOG_W4 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W5 (0x00800150UL) /**< \brief (NVMCTRL) TEMP_LOG_W5 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W6 (0x00800160UL) /**< \brief (NVMCTRL) TEMP_LOG_W6 Base Address */
|
|
#define NVMCTRL_TEMP_LOG_W7 (0x00800170UL) /**< \brief (NVMCTRL) TEMP_LOG_W7 Base Address */
|
|
#define NVMCTRL_TLATCH (0x00802000UL) /**< \brief (NVMCTRL) TLATCH Base Address */
|
|
#define NVMCTRL_USER (0x00804000UL) /**< \brief (NVMCTRL) USER Base Address */
|
|
#define NVMCTRL_INST_NUM 1 /**< \brief (NVMCTRL) Number of instances */
|
|
#define NVMCTRL_INSTS { NVMCTRL } /**< \brief (NVMCTRL) Instances List */
|
|
|
|
#define OSCCTRL ((Oscctrl *)0x40001000UL) /**< \brief (OSCCTRL) APB Base Address */
|
|
#define OSCCTRL_INST_NUM 1 /**< \brief (OSCCTRL) Number of instances */
|
|
#define OSCCTRL_INSTS { OSCCTRL } /**< \brief (OSCCTRL) Instances List */
|
|
|
|
#define OSC32KCTRL ((Osc32kctrl *)0x40001400UL) /**< \brief (OSC32KCTRL) APB Base Address */
|
|
#define OSC32KCTRL_INST_NUM 1 /**< \brief (OSC32KCTRL) Number of instances */
|
|
#define OSC32KCTRL_INSTS { OSC32KCTRL } /**< \brief (OSC32KCTRL) Instances List */
|
|
|
|
#define PAC ((Pac *)0x40000000UL) /**< \brief (PAC) APB Base Address */
|
|
#define PAC_INST_NUM 1 /**< \brief (PAC) Number of instances */
|
|
#define PAC_INSTS { PAC } /**< \brief (PAC) Instances List */
|
|
|
|
#define PCC ((Pcc *)0x43002C00UL) /**< \brief (PCC) APB Base Address */
|
|
#define PCC_INST_NUM 1 /**< \brief (PCC) Number of instances */
|
|
#define PCC_INSTS { PCC } /**< \brief (PCC) Instances List */
|
|
|
|
#define PDEC ((Pdec *)0x42001C00UL) /**< \brief (PDEC) APB Base Address */
|
|
#define PDEC_INST_NUM 1 /**< \brief (PDEC) Number of instances */
|
|
#define PDEC_INSTS { PDEC } /**< \brief (PDEC) Instances List */
|
|
|
|
#define PM ((Pm *)0x40000400UL) /**< \brief (PM) APB Base Address */
|
|
#define PM_INST_NUM 1 /**< \brief (PM) Number of instances */
|
|
#define PM_INSTS { PM } /**< \brief (PM) Instances List */
|
|
|
|
#define PORT ((Port *)0x41008000UL) /**< \brief (PORT) APB Base Address */
|
|
#define PORT_INST_NUM 1 /**< \brief (PORT) Number of instances */
|
|
#define PORT_INSTS { PORT } /**< \brief (PORT) Instances List */
|
|
|
|
#define PUKCC ((void *)0x42003000UL) /**< \brief (PUKCC) APB Base Address */
|
|
#define PUKCC_AHB ((void *)0x02000000UL) /**< \brief (PUKCC) AHB Base Address */
|
|
#define PUKCC_INST_NUM 1 /**< \brief (PUKCC) Number of instances */
|
|
#define PUKCC_INSTS { PUKCC } /**< \brief (PUKCC) Instances List */
|
|
|
|
#define QSPI ((Qspi *)0x42003400UL) /**< \brief (QSPI) APB Base Address */
|
|
#define QSPI_AHB (0x04000000UL) /**< \brief (QSPI) AHB Base Address */
|
|
#define QSPI_INST_NUM 1 /**< \brief (QSPI) Number of instances */
|
|
#define QSPI_INSTS { QSPI } /**< \brief (QSPI) Instances List */
|
|
|
|
#define RAMECC ((Ramecc *)0x41020000UL) /**< \brief (RAMECC) APB Base Address */
|
|
#define RAMECC_INST_NUM 1 /**< \brief (RAMECC) Number of instances */
|
|
#define RAMECC_INSTS { RAMECC } /**< \brief (RAMECC) Instances List */
|
|
|
|
#define RSTC ((Rstc *)0x40000C00UL) /**< \brief (RSTC) APB Base Address */
|
|
#define RSTC_INST_NUM 1 /**< \brief (RSTC) Number of instances */
|
|
#define RSTC_INSTS { RSTC } /**< \brief (RSTC) Instances List */
|
|
|
|
#define RTC ((Rtc *)0x40002400UL) /**< \brief (RTC) APB Base Address */
|
|
#define RTC_INST_NUM 1 /**< \brief (RTC) Number of instances */
|
|
#define RTC_INSTS { RTC } /**< \brief (RTC) Instances List */
|
|
|
|
#define SDHC0 ((Sdhc *)0x45000000UL) /**< \brief (SDHC0) AHB Base Address */
|
|
#define SDHC_INST_NUM 1 /**< \brief (SDHC) Number of instances */
|
|
#define SDHC_INSTS { SDHC0 } /**< \brief (SDHC) Instances List */
|
|
|
|
#define SERCOM0 ((Sercom *)0x40003000UL) /**< \brief (SERCOM0) APB Base Address */
|
|
#define SERCOM1 ((Sercom *)0x40003400UL) /**< \brief (SERCOM1) APB Base Address */
|
|
#define SERCOM2 ((Sercom *)0x41012000UL) /**< \brief (SERCOM2) APB Base Address */
|
|
#define SERCOM3 ((Sercom *)0x41014000UL) /**< \brief (SERCOM3) APB Base Address */
|
|
#define SERCOM4 ((Sercom *)0x43000000UL) /**< \brief (SERCOM4) APB Base Address */
|
|
#define SERCOM5 ((Sercom *)0x43000400UL) /**< \brief (SERCOM5) APB Base Address */
|
|
#define SERCOM_INST_NUM 6 /**< \brief (SERCOM) Number of instances */
|
|
#define SERCOM_INSTS { SERCOM0, SERCOM1, SERCOM2, SERCOM3, SERCOM4, SERCOM5 } /**< \brief (SERCOM) Instances List */
|
|
|
|
#define SUPC ((Supc *)0x40001800UL) /**< \brief (SUPC) APB Base Address */
|
|
#define SUPC_INST_NUM 1 /**< \brief (SUPC) Number of instances */
|
|
#define SUPC_INSTS { SUPC } /**< \brief (SUPC) Instances List */
|
|
|
|
#define TAL ((Tal *)0x4101E000UL) /**< \brief (TAL) APB Base Address */
|
|
#define TAL_INST_NUM 1 /**< \brief (TAL) Number of instances */
|
|
#define TAL_INSTS { TAL } /**< \brief (TAL) Instances List */
|
|
|
|
#define TC0 ((Tc *)0x40003800UL) /**< \brief (TC0) APB Base Address */
|
|
#define TC1 ((Tc *)0x40003C00UL) /**< \brief (TC1) APB Base Address */
|
|
#define TC2 ((Tc *)0x4101A000UL) /**< \brief (TC2) APB Base Address */
|
|
#define TC3 ((Tc *)0x4101C000UL) /**< \brief (TC3) APB Base Address */
|
|
#define TC_INST_NUM 4 /**< \brief (TC) Number of instances */
|
|
#define TC_INSTS { TC0, TC1, TC2, TC3 } /**< \brief (TC) Instances List */
|
|
|
|
#define TCC0 ((Tcc *)0x41016000UL) /**< \brief (TCC0) APB Base Address */
|
|
#define TCC1 ((Tcc *)0x41018000UL) /**< \brief (TCC1) APB Base Address */
|
|
#define TCC2 ((Tcc *)0x42000C00UL) /**< \brief (TCC2) APB Base Address */
|
|
#define TCC_INST_NUM 3 /**< \brief (TCC) Number of instances */
|
|
#define TCC_INSTS { TCC0, TCC1, TCC2 } /**< \brief (TCC) Instances List */
|
|
|
|
#define TRNG ((Trng *)0x42002800UL) /**< \brief (TRNG) APB Base Address */
|
|
#define TRNG_INST_NUM 1 /**< \brief (TRNG) Number of instances */
|
|
#define TRNG_INSTS { TRNG } /**< \brief (TRNG) Instances List */
|
|
|
|
#define USB ((Usb *)0x41000000UL) /**< \brief (USB) APB Base Address */
|
|
#define USB_INST_NUM 1 /**< \brief (USB) Number of instances */
|
|
#define USB_INSTS { USB } /**< \brief (USB) Instances List */
|
|
|
|
#define WDT ((Wdt *)0x40002000UL) /**< \brief (WDT) APB Base Address */
|
|
#define WDT_INST_NUM 1 /**< \brief (WDT) Number of instances */
|
|
#define WDT_INSTS { WDT } /**< \brief (WDT) Instances List */
|
|
|
|
#endif /* (defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/** PORT DEFINITIONS FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
/** \defgroup SAMD51G18A_port PORT Definitions */
|
|
/*@{*/
|
|
|
|
#include "pio/samd51g18a.h"
|
|
/*@}*/
|
|
|
|
/* ************************************************************************** */
|
|
/** MEMORY MAPPING DEFINITIONS FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
|
|
#define HSRAM_SIZE _UL_(0x00020000) /* 128 kB */
|
|
#define FLASH_SIZE _UL_(0x00040000) /* 256 kB */
|
|
#define FLASH_PAGE_SIZE 512
|
|
#define FLASH_NB_OF_PAGES 512
|
|
#define FLASH_USER_PAGE_SIZE 512
|
|
#define BKUPRAM_SIZE _UL_(0x00002000) /* 8 kB */
|
|
#define QSPI_SIZE _UL_(0x01000000) /* 16384 kB */
|
|
|
|
#define FLASH_ADDR _UL_(0x00000000) /**< FLASH base address */
|
|
#define CMCC_DATARAM_ADDR _UL_(0x03000000) /**< CMCC_DATARAM base address */
|
|
#define CMCC_DATARAM_SIZE _UL_(0x00001000) /**< CMCC_DATARAM size */
|
|
#define CMCC_TAGRAM_ADDR _UL_(0x03001000) /**< CMCC_TAGRAM base address */
|
|
#define CMCC_TAGRAM_SIZE _UL_(0x00000400) /**< CMCC_TAGRAM size */
|
|
#define CMCC_VALIDRAM_ADDR _UL_(0x03002000) /**< CMCC_VALIDRAM base address */
|
|
#define CMCC_VALIDRAM_SIZE _UL_(0x00000040) /**< CMCC_VALIDRAM size */
|
|
#define HSRAM_ADDR _UL_(0x20000000) /**< HSRAM base address */
|
|
#define HSRAM_ETB_ADDR _UL_(0x20000000) /**< HSRAM_ETB base address */
|
|
#define HSRAM_ETB_SIZE _UL_(0x00008000) /**< HSRAM_ETB size */
|
|
#define HSRAM_RET1_ADDR _UL_(0x20000000) /**< HSRAM_RET1 base address */
|
|
#define HSRAM_RET1_SIZE _UL_(0x00008000) /**< HSRAM_RET1 size */
|
|
#define HPB0_ADDR _UL_(0x40000000) /**< HPB0 base address */
|
|
#define HPB1_ADDR _UL_(0x41000000) /**< HPB1 base address */
|
|
#define HPB2_ADDR _UL_(0x42000000) /**< HPB2 base address */
|
|
#define HPB3_ADDR _UL_(0x43000000) /**< HPB3 base address */
|
|
#define SEEPROM_ADDR _UL_(0x44000000) /**< SEEPROM base address */
|
|
#define BKUPRAM_ADDR _UL_(0x47000000) /**< BKUPRAM base address */
|
|
#define PPB_ADDR _UL_(0xE0000000) /**< PPB base address */
|
|
|
|
#define DSU_DID_RESETVALUE _UL_(0x60060008)
|
|
#define PORT_GROUPS 2
|
|
|
|
/* ************************************************************************** */
|
|
/** ELECTRICAL DEFINITIONS FOR SAMD51G18A */
|
|
/* ************************************************************************** */
|
|
|
|
|
|
#ifdef __cplusplus
|
|
}
|
|
#endif
|
|
|
|
/*@}*/
|
|
|
|
#endif /* SAMD51G18A_H */
|