5fd62c8992
stm32lib now provides system_stm32XXxx.c source files for all MCU variants, which includes SystemInit and prescaler tables. Since these are quite standard and don't need to be changed, switch to use them instead of custom variants, making the start-up code cleaner. The SystemInit code in stm32lib was checked and is equivalent to what is removed from the stm32 port in this commit.
617 lines
17 KiB
Makefile
617 lines
17 KiB
Makefile
# Select the board to build for: if not given on the command line,
|
|
# then default to PYBV10.
|
|
BOARD ?= PYBV10
|
|
|
|
# If the build directory is not given, make it reflect the board name.
|
|
BUILD ?= build-$(BOARD)
|
|
|
|
BOARD_DIR ?= boards/$(BOARD)
|
|
ifeq ($(wildcard $(BOARD_DIR)/.),)
|
|
$(error Invalid BOARD specified: $(BOARD_DIR))
|
|
endif
|
|
|
|
include ../../py/mkenv.mk
|
|
-include mpconfigport.mk
|
|
include $(BOARD_DIR)/mpconfigboard.mk
|
|
|
|
# qstr definitions (must come before including py.mk)
|
|
QSTR_DEFS = qstrdefsport.h $(BUILD)/pins_qstr.h $(BUILD)/modstm_qstr.h
|
|
QSTR_GLOBAL_DEPENDENCIES = mpconfigboard_common.h $(BOARD_DIR)/mpconfigboard.h
|
|
|
|
# directory containing scripts to be frozen as bytecode
|
|
FROZEN_MPY_DIR ?= modules
|
|
|
|
# include py core make definitions
|
|
include $(TOP)/py/py.mk
|
|
|
|
MCU_SERIES_UPPER = $(shell echo $(MCU_SERIES) | tr '[:lower:]' '[:upper:]')
|
|
CMSIS_MCU_LOWER = $(shell echo $(CMSIS_MCU) | tr '[:upper:]' '[:lower:]')
|
|
|
|
LD_DIR=boards
|
|
CMSIS_DIR=$(TOP)/lib/stm32lib/CMSIS/STM32$(MCU_SERIES_UPPER)xx/Include
|
|
HAL_DIR=lib/stm32lib/STM32$(MCU_SERIES_UPPER)xx_HAL_Driver
|
|
USBDEV_DIR=usbdev
|
|
#USBHOST_DIR=usbhost
|
|
FATFS_DIR=lib/oofatfs
|
|
DFU=$(TOP)/tools/dfu.py
|
|
# may need to prefix dfu-util with sudo
|
|
USE_PYDFU ?= 1
|
|
PYDFU ?= $(TOP)/tools/pydfu.py
|
|
DFU_UTIL ?= dfu-util
|
|
DEVICE=0483:df11
|
|
STFLASH ?= st-flash
|
|
OPENOCD ?= openocd
|
|
OPENOCD_CONFIG ?= boards/openocd_stm32f4.cfg
|
|
STARTUP_FILE ?= lib/stm32lib/CMSIS/STM32$(MCU_SERIES_UPPER)xx/Source/Templates/gcc/startup_$(CMSIS_MCU_LOWER).o
|
|
SYSTEM_FILE ?= lib/stm32lib/CMSIS/STM32$(MCU_SERIES_UPPER)xx/Source/Templates/system_stm32$(MCU_SERIES)xx.o
|
|
|
|
# Select the cross compile prefix
|
|
CROSS_COMPILE ?= arm-none-eabi-
|
|
|
|
INC += -I.
|
|
INC += -I$(TOP)
|
|
INC += -I$(BUILD)
|
|
INC += -I$(TOP)/lib/cmsis/inc
|
|
INC += -I$(CMSIS_DIR)/
|
|
INC += -I$(TOP)/$(HAL_DIR)/Inc
|
|
INC += -I$(USBDEV_DIR)/core/inc -I$(USBDEV_DIR)/class/inc
|
|
#INC += -I$(USBHOST_DIR)
|
|
INC += -Ilwip_inc
|
|
|
|
# Basic Cortex-M flags
|
|
CFLAGS_CORTEX_M = -mthumb
|
|
|
|
# Select hardware floating-point support
|
|
ifeq ($(CMSIS_MCU),$(filter $(CMSIS_MCU),STM32F765xx STM32F767xx STM32F769xx STM32H743xx))
|
|
CFLAGS_CORTEX_M += -mfpu=fpv5-d16 -mfloat-abi=hard
|
|
else
|
|
ifeq ($(MCU_SERIES),$(filter $(MCU_SERIES),f0 l0))
|
|
CFLAGS_CORTEX_M += -msoft-float
|
|
else
|
|
CFLAGS_CORTEX_M += -mfpu=fpv4-sp-d16 -mfloat-abi=hard
|
|
endif
|
|
endif
|
|
|
|
# Options for particular MCU series
|
|
CFLAGS_MCU_f0 = $(CFLAGS_CORTEX_M) -mtune=cortex-m0 -mcpu=cortex-m0
|
|
CFLAGS_MCU_f4 = $(CFLAGS_CORTEX_M) -mtune=cortex-m4 -mcpu=cortex-m4
|
|
CFLAGS_MCU_f7 = $(CFLAGS_CORTEX_M) -mtune=cortex-m7 -mcpu=cortex-m7
|
|
CFLAGS_MCU_l0 = $(CFLAGS_CORTEX_M) -mtune=cortex-m0plus -mcpu=cortex-m0plus
|
|
CFLAGS_MCU_l4 = $(CFLAGS_CORTEX_M) -mtune=cortex-m4 -mcpu=cortex-m4
|
|
CFLAGS_MCU_h7 = $(CFLAGS_CORTEX_M) -mtune=cortex-m7 -mcpu=cortex-m7
|
|
|
|
CFLAGS = $(INC) -Wall -Wpointer-arith -Werror -std=gnu99 -nostdlib $(CFLAGS_MOD) $(CFLAGS_EXTRA)
|
|
CFLAGS += -D$(CMSIS_MCU)
|
|
CFLAGS += $(CFLAGS_MCU_$(MCU_SERIES))
|
|
CFLAGS += $(COPT)
|
|
CFLAGS += -I$(BOARD_DIR)
|
|
CFLAGS += -DSTM32_HAL_H='<stm32$(MCU_SERIES)xx_hal.h>'
|
|
CFLAGS += -DMICROPY_HW_VTOR=$(TEXT0_ADDR)
|
|
|
|
ifeq ($(MICROPY_FLOAT_IMPL),double)
|
|
CFLAGS += -DMICROPY_FLOAT_IMPL=MICROPY_FLOAT_IMPL_DOUBLE
|
|
else
|
|
CFLAGS += -DMICROPY_FLOAT_IMPL=MICROPY_FLOAT_IMPL_FLOAT
|
|
CFLAGS += -fsingle-precision-constant -Wdouble-promotion
|
|
endif
|
|
|
|
LDFLAGS = -nostdlib -L $(LD_DIR) $(addprefix -T,$(LD_FILES)) -Map=$(@:.elf=.map) --cref
|
|
LDFLAGS += --defsym=_estack_reserve=8
|
|
LIBS = $(shell $(CC) $(CFLAGS) -print-libgcc-file-name)
|
|
|
|
# Remove uncalled code from the final image.
|
|
CFLAGS += -fdata-sections -ffunction-sections
|
|
LDFLAGS += --gc-sections
|
|
|
|
# Debugging/Optimization
|
|
ifeq ($(DEBUG), 1)
|
|
CFLAGS += -g -DPENDSV_DEBUG
|
|
COPT = -O0
|
|
else
|
|
COPT += -Os -DNDEBUG
|
|
endif
|
|
|
|
# Options for mpy-cross
|
|
MPY_CROSS_FLAGS += -march=armv7m
|
|
|
|
SRC_LIB = $(addprefix lib/,\
|
|
libc/string0.c \
|
|
oofatfs/ff.c \
|
|
oofatfs/ffunicode.c \
|
|
mp-readline/readline.c \
|
|
netutils/netutils.c \
|
|
netutils/trace.c \
|
|
netutils/dhcpserver.c \
|
|
timeutils/timeutils.c \
|
|
utils/pyexec.c \
|
|
utils/interrupt_char.c \
|
|
utils/sys_stdio_mphal.c \
|
|
utils/mpirq.c \
|
|
)
|
|
|
|
ifeq ($(MICROPY_FLOAT_IMPL),double)
|
|
SRC_LIBM = $(addprefix lib/libm_dbl/,\
|
|
__cos.c \
|
|
__expo2.c \
|
|
__fpclassify.c \
|
|
__rem_pio2.c \
|
|
__rem_pio2_large.c \
|
|
__signbit.c \
|
|
__sin.c \
|
|
__tan.c \
|
|
acos.c \
|
|
acosh.c \
|
|
asin.c \
|
|
asinh.c \
|
|
atan.c \
|
|
atan2.c \
|
|
atanh.c \
|
|
ceil.c \
|
|
cos.c \
|
|
cosh.c \
|
|
copysign.c \
|
|
erf.c \
|
|
exp.c \
|
|
expm1.c \
|
|
floor.c \
|
|
fmod.c \
|
|
frexp.c \
|
|
ldexp.c \
|
|
lgamma.c \
|
|
log.c \
|
|
log10.c \
|
|
log1p.c \
|
|
modf.c \
|
|
nearbyint.c \
|
|
pow.c \
|
|
rint.c \
|
|
scalbn.c \
|
|
sin.c \
|
|
sinh.c \
|
|
sqrt.c \
|
|
tan.c \
|
|
tanh.c \
|
|
tgamma.c \
|
|
trunc.c \
|
|
)
|
|
else
|
|
SRC_LIBM = $(addprefix lib/libm/,\
|
|
math.c \
|
|
acoshf.c \
|
|
asinfacosf.c \
|
|
asinhf.c \
|
|
atan2f.c \
|
|
atanf.c \
|
|
atanhf.c \
|
|
ef_rem_pio2.c \
|
|
erf_lgamma.c \
|
|
fmodf.c \
|
|
kf_cos.c \
|
|
kf_rem_pio2.c \
|
|
kf_sin.c \
|
|
kf_tan.c \
|
|
log1pf.c \
|
|
nearbyintf.c \
|
|
sf_cos.c \
|
|
sf_erf.c \
|
|
sf_frexp.c \
|
|
sf_ldexp.c \
|
|
sf_modf.c \
|
|
sf_sin.c \
|
|
sf_tan.c \
|
|
wf_lgamma.c \
|
|
wf_tgamma.c \
|
|
)
|
|
ifeq ($(MCU_SERIES),$(filter $(MCU_SERIES),f0 l0))
|
|
SRC_LIBM += lib/libm/ef_sqrt.c
|
|
else
|
|
SRC_LIBM += lib/libm/thumb_vfp_sqrtf.c
|
|
endif
|
|
endif
|
|
|
|
EXTMOD_SRC_C = $(addprefix extmod/,\
|
|
modonewire.c \
|
|
)
|
|
|
|
DRIVERS_SRC_C = $(addprefix drivers/,\
|
|
bus/softspi.c \
|
|
bus/softqspi.c \
|
|
memory/spiflash.c \
|
|
dht/dht.c \
|
|
)
|
|
|
|
SRC_C = \
|
|
main.c \
|
|
stm32_it.c \
|
|
usbd_conf.c \
|
|
usbd_desc.c \
|
|
usbd_cdc_interface.c \
|
|
usbd_hid_interface.c \
|
|
usbd_msc_interface.c \
|
|
mphalport.c \
|
|
mpthreadport.c \
|
|
irq.c \
|
|
pendsv.c \
|
|
systick.c \
|
|
powerctrl.c \
|
|
powerctrlboot.c \
|
|
pybthread.c \
|
|
factoryreset.c \
|
|
timer.c \
|
|
led.c \
|
|
pin.c \
|
|
pin_defs_stm32.c \
|
|
pin_named_pins.c \
|
|
bufhelper.c \
|
|
dma.c \
|
|
i2c.c \
|
|
pyb_i2c.c \
|
|
spi.c \
|
|
pyb_spi.c \
|
|
qspi.c \
|
|
uart.c \
|
|
can.c \
|
|
usb.c \
|
|
wdt.c \
|
|
eth.c \
|
|
gccollect.c \
|
|
help.c \
|
|
machine_i2c.c \
|
|
machine_spi.c \
|
|
machine_uart.c \
|
|
modmachine.c \
|
|
modpyb.c \
|
|
modstm.c \
|
|
moduos.c \
|
|
modutime.c \
|
|
modusocket.c \
|
|
network_lan.c \
|
|
modnetwork.c \
|
|
extint.c \
|
|
usrsw.c \
|
|
rng.c \
|
|
rtc.c \
|
|
flash.c \
|
|
flashbdev.c \
|
|
spibdev.c \
|
|
storage.c \
|
|
sdcard.c \
|
|
sdram.c \
|
|
fatfs_port.c \
|
|
lcd.c \
|
|
accel.c \
|
|
servo.c \
|
|
dac.c \
|
|
adc.c \
|
|
$(wildcard $(BOARD_DIR)/*.c)
|
|
|
|
SRC_O = \
|
|
$(STARTUP_FILE) \
|
|
$(SYSTEM_FILE)
|
|
|
|
ifeq ($(MCU_SERIES),f0)
|
|
SRC_O += \
|
|
resethandler_m0.o \
|
|
lib/utils/gchelper_m0.o
|
|
else
|
|
ifeq ($(MCU_SERIES),l0)
|
|
CSUPEROPT = -Os # save some code space
|
|
SRC_O += \
|
|
resethandler_m0.o \
|
|
lib/utils/gchelper_m0.o
|
|
else
|
|
SRC_O += \
|
|
system_stm32.o \
|
|
resethandler.o \
|
|
lib/utils/gchelper_m3.o
|
|
endif
|
|
endif
|
|
|
|
SRC_HAL = $(addprefix $(HAL_DIR)/Src/stm32$(MCU_SERIES)xx_,\
|
|
hal.c \
|
|
hal_adc.c \
|
|
hal_adc_ex.c \
|
|
hal_cortex.c \
|
|
hal_dma.c \
|
|
hal_flash.c \
|
|
hal_flash_ex.c \
|
|
hal_gpio.c \
|
|
hal_i2c.c \
|
|
hal_pcd.c \
|
|
hal_pcd_ex.c \
|
|
hal_pwr.c \
|
|
hal_pwr_ex.c \
|
|
hal_rcc.c \
|
|
hal_rcc_ex.c \
|
|
hal_rtc.c \
|
|
hal_rtc_ex.c \
|
|
hal_spi.c \
|
|
hal_tim.c \
|
|
hal_tim_ex.c \
|
|
hal_uart.c \
|
|
)
|
|
|
|
ifeq ($(MCU_SERIES),$(filter $(MCU_SERIES),f4 f7 h7 l4))
|
|
SRC_HAL += $(addprefix $(HAL_DIR)/Src/stm32$(MCU_SERIES)xx_,\
|
|
hal_sd.c \
|
|
ll_sdmmc.c \
|
|
ll_fmc.c \
|
|
ll_usb.c \
|
|
)
|
|
endif
|
|
|
|
ifeq ($(MCU_SERIES),$(filter $(MCU_SERIES),f4 f7 h7))
|
|
SRC_HAL += $(addprefix $(HAL_DIR)/Src/stm32$(MCU_SERIES)xx_,\
|
|
hal_mmc.c \
|
|
hal_sdram.c \
|
|
hal_dma_ex.c \
|
|
hal_dcmi.c \
|
|
)
|
|
endif
|
|
|
|
ifeq ($(CMSIS_MCU),$(filter $(CMSIS_MCU),STM32H743xx))
|
|
SRC_HAL += $(addprefix $(HAL_DIR)/Src/stm32$(MCU_SERIES)xx_, hal_fdcan.c)
|
|
else
|
|
ifneq ($(MCU_SERIES),$(filter $(MCU_SERIES),l0))
|
|
SRC_HAL += $(addprefix $(HAL_DIR)/Src/stm32$(MCU_SERIES)xx_, hal_can.c)
|
|
endif
|
|
endif
|
|
|
|
SRC_USBDEV = $(addprefix $(USBDEV_DIR)/,\
|
|
core/src/usbd_core.c \
|
|
core/src/usbd_ctlreq.c \
|
|
core/src/usbd_ioreq.c \
|
|
class/src/usbd_cdc_msc_hid.c \
|
|
class/src/usbd_msc_bot.c \
|
|
class/src/usbd_msc_scsi.c \
|
|
)
|
|
|
|
ifeq ($(MICROPY_PY_NETWORK_CYW43),1)
|
|
CFLAGS_MOD += -DMICROPY_PY_NETWORK_CYW43=1
|
|
SRC_C += sdio.c
|
|
EXTMOD_SRC_C += extmod/network_cyw43.c
|
|
DRIVERS_SRC_C += drivers/cyw43/cyw43_ctrl.c drivers/cyw43/cyw43_lwip.c
|
|
LIBS += $(TOP)/drivers/cyw43/libcyw43.a
|
|
endif
|
|
|
|
ifneq ($(MICROPY_PY_WIZNET5K),0)
|
|
WIZNET5K_DIR=drivers/wiznet5k
|
|
INC += -I$(TOP)/$(WIZNET5K_DIR)
|
|
CFLAGS_MOD += -DMICROPY_PY_WIZNET5K=$(MICROPY_PY_WIZNET5K) -D_WIZCHIP_=$(MICROPY_PY_WIZNET5K)
|
|
SRC_MOD += network_wiznet5k.c modnwwiznet5k.c
|
|
SRC_MOD += $(addprefix $(WIZNET5K_DIR)/,\
|
|
ethernet/w$(MICROPY_PY_WIZNET5K)/w$(MICROPY_PY_WIZNET5K).c \
|
|
ethernet/wizchip_conf.c \
|
|
ethernet/socket.c \
|
|
internet/dns/dns.c \
|
|
)
|
|
endif
|
|
|
|
# for CC3000 module
|
|
ifeq ($(MICROPY_PY_CC3K),1)
|
|
CC3000_DIR=drivers/cc3000
|
|
INC += -I$(TOP)/$(CC3000_DIR)/inc
|
|
CFLAGS_MOD += -DMICROPY_PY_CC3K=1
|
|
SRC_MOD += modnwcc3k.c
|
|
SRC_MOD += $(addprefix $(CC3000_DIR)/src/,\
|
|
cc3000_common.c \
|
|
evnt_handler.c \
|
|
hci.c \
|
|
netapp.c \
|
|
nvmem.c \
|
|
security.c \
|
|
socket.c \
|
|
wlan.c \
|
|
ccspi.c \
|
|
inet_ntop.c \
|
|
inet_pton.c \
|
|
patch.c \
|
|
patch_prog.c \
|
|
)
|
|
endif
|
|
|
|
ifeq ($(MICROPY_SSL_MBEDTLS),1)
|
|
CFLAGS_MOD += -DMBEDTLS_CONFIG_FILE='"mbedtls/mbedtls_config.h"'
|
|
SRC_MOD += mbedtls/mbedtls_port.c
|
|
endif
|
|
|
|
OBJ =
|
|
OBJ += $(PY_O)
|
|
OBJ += $(addprefix $(BUILD)/, $(SRC_LIB:.c=.o))
|
|
OBJ += $(addprefix $(BUILD)/, $(SRC_LIBM:.c=.o))
|
|
OBJ += $(addprefix $(BUILD)/, $(EXTMOD_SRC_C:.c=.o))
|
|
OBJ += $(addprefix $(BUILD)/, $(DRIVERS_SRC_C:.c=.o))
|
|
OBJ += $(addprefix $(BUILD)/, $(SRC_C:.c=.o))
|
|
OBJ += $(addprefix $(BUILD)/, $(SRC_O))
|
|
OBJ += $(addprefix $(BUILD)/, $(SRC_HAL:.c=.o))
|
|
OBJ += $(addprefix $(BUILD)/, $(SRC_USBDEV:.c=.o))
|
|
OBJ += $(addprefix $(BUILD)/, $(SRC_MOD:.c=.o))
|
|
OBJ += $(BUILD)/pins_$(BOARD).o
|
|
|
|
# This file contains performance critical functions so turn up the optimisation
|
|
# level. It doesn't add much to the code size and improves performance a bit.
|
|
# Don't use -O3 with this file because gcc tries to optimise memset in terms of itself.
|
|
$(BUILD)/lib/libc/string0.o: COPT += -O2
|
|
|
|
# We put several files into the first 16K section with the ISRs.
|
|
# If we compile these using -O0 then it won't fit. So if you really want these
|
|
# to be compiled with -O0, then edit boards/common.ld (in the .isr_vector section)
|
|
# and comment out the following lines.
|
|
$(BUILD)/$(FATFS_DIR)/ff.o: COPT += -Os
|
|
$(filter $(PY_BUILD)/../extmod/vfs_fat_%.o, $(PY_O)): COPT += -Os
|
|
$(PY_BUILD)/formatfloat.o: COPT += -Os
|
|
$(PY_BUILD)/parsenum.o: COPT += -Os
|
|
$(PY_BUILD)/mpprint.o: COPT += -Os
|
|
|
|
all: $(TOP)/lib/stm32lib/README.md $(BUILD)/firmware.dfu $(BUILD)/firmware.hex
|
|
|
|
# For convenience, automatically fetch required submodules if they don't exist
|
|
$(TOP)/lib/stm32lib/README.md:
|
|
$(ECHO) "stm32lib submodule not found, fetching it now..."
|
|
(cd $(TOP) && git submodule update --init lib/stm32lib)
|
|
|
|
ifneq ($(FROZEN_DIR),)
|
|
# To use frozen source modules, put your .py files in a subdirectory (eg scripts/)
|
|
# and then invoke make with FROZEN_DIR=scripts (be sure to build from scratch).
|
|
CFLAGS += -DMICROPY_MODULE_FROZEN_STR
|
|
endif
|
|
|
|
ifneq ($(FROZEN_MPY_DIR),)
|
|
# To use frozen bytecode, put your .py files in a subdirectory (eg frozen/) and
|
|
# then invoke make with FROZEN_MPY_DIR=frozen (be sure to build from scratch).
|
|
CFLAGS += -DMICROPY_QSTR_EXTRA_POOL=mp_qstr_frozen_const_pool
|
|
CFLAGS += -DMICROPY_MODULE_FROZEN_MPY
|
|
endif
|
|
|
|
.PHONY: deploy
|
|
|
|
deploy: $(BUILD)/firmware.dfu
|
|
$(ECHO) "Writing $< to the board"
|
|
ifeq ($(USE_PYDFU),1)
|
|
$(Q)$(PYTHON) $(PYDFU) -u $<
|
|
else
|
|
$(Q)$(DFU_UTIL) -a 0 -d $(DEVICE) -D $<
|
|
endif
|
|
|
|
# A board should specify TEXT0_ADDR if to use a different location than the
|
|
# default for the firmware memory location. A board can also optionally define
|
|
# TEXT1_ADDR to split the firmware into two sections; see below for details.
|
|
TEXT0_ADDR ?= 0x08000000
|
|
|
|
ifeq ($(TEXT1_ADDR),)
|
|
# No TEXT1_ADDR given so put all firmware at TEXT0_ADDR location
|
|
|
|
TEXT0_SECTIONS ?= .isr_vector .text .data
|
|
|
|
deploy-stlink: $(BUILD)/firmware.dfu
|
|
$(ECHO) "Writing $(BUILD)/firmware.bin to the board via ST-LINK"
|
|
$(Q)$(STFLASH) write $(BUILD)/firmware.bin $(TEXT0_ADDR)
|
|
|
|
deploy-openocd: $(BUILD)/firmware.dfu
|
|
$(ECHO) "Writing $(BUILD)/firmware.bin to the board via ST-LINK using OpenOCD"
|
|
$(Q)$(OPENOCD) -f $(OPENOCD_CONFIG) -c "stm_flash $(BUILD)/firmware.bin $(TEXT0_ADDR)"
|
|
|
|
$(BUILD)/firmware.dfu: $(BUILD)/firmware.elf
|
|
$(ECHO) "Create $@"
|
|
$(Q)$(OBJCOPY) -O binary $(addprefix -j ,$(TEXT0_SECTIONS)) $^ $(BUILD)/firmware.bin
|
|
$(Q)$(PYTHON) $(DFU) -b $(TEXT0_ADDR):$(BUILD)/firmware.bin $@
|
|
|
|
else
|
|
# TEXT0_ADDR and TEXT1_ADDR are specified so split firmware between these locations
|
|
|
|
TEXT0_SECTIONS ?= .isr_vector
|
|
TEXT1_SECTIONS ?= .text .data
|
|
|
|
deploy-stlink: $(BUILD)/firmware.dfu
|
|
$(ECHO) "Writing $(BUILD)/firmware0.bin to the board via ST-LINK"
|
|
$(Q)$(STFLASH) write $(BUILD)/firmware0.bin $(TEXT0_ADDR)
|
|
$(ECHO) "Writing $(BUILD)/firmware1.bin to the board via ST-LINK"
|
|
$(Q)$(STFLASH) --reset write $(BUILD)/firmware1.bin $(TEXT1_ADDR)
|
|
|
|
deploy-openocd: $(BUILD)/firmware.dfu
|
|
$(ECHO) "Writing $(BUILD)/firmware{0,1}.bin to the board via ST-LINK using OpenOCD"
|
|
$(Q)$(OPENOCD) -f $(OPENOCD_CONFIG) -c "stm_flash $(BUILD)/firmware0.bin $(TEXT0_ADDR) $(BUILD)/firmware1.bin $(TEXT1_ADDR)"
|
|
|
|
$(BUILD)/firmware.dfu: $(BUILD)/firmware.elf
|
|
$(ECHO) "GEN $@"
|
|
$(Q)$(OBJCOPY) -O binary $(addprefix -j ,$(TEXT0_SECTIONS)) $^ $(BUILD)/firmware0.bin
|
|
$(Q)$(OBJCOPY) -O binary $(addprefix -j ,$(TEXT1_SECTIONS)) $^ $(BUILD)/firmware1.bin
|
|
$(Q)$(PYTHON) $(DFU) -b $(TEXT0_ADDR):$(BUILD)/firmware0.bin -b $(TEXT1_ADDR):$(BUILD)/firmware1.bin $@
|
|
|
|
endif
|
|
|
|
$(BUILD)/firmware.hex: $(BUILD)/firmware.elf
|
|
$(ECHO) "GEN $@"
|
|
$(Q)$(OBJCOPY) -O ihex $< $@
|
|
|
|
$(BUILD)/firmware.elf: $(OBJ)
|
|
$(ECHO) "LINK $@"
|
|
$(Q)$(LD) $(LDFLAGS) -o $@ $^ $(LDFLAGS_MOD) $(LIBS)
|
|
$(Q)$(SIZE) $@
|
|
ifneq ($(TEXT0_ADDR),0x08000000)
|
|
$(ECHO) "INFO: this build requires mboot to be installed first"
|
|
endif
|
|
ifeq ($(TEXT1_ADDR),0x90000000)
|
|
$(ECHO) "INFO: this build places firmware in external QSPI flash"
|
|
endif
|
|
|
|
PLLVALUES = boards/pllvalues.py
|
|
MAKE_PINS = boards/make-pins.py
|
|
BOARD_PINS = $(BOARD_DIR)/pins.csv
|
|
PREFIX_FILE = boards/stm32f4xx_prefix.c
|
|
GEN_PINS_SRC = $(BUILD)/pins_$(BOARD).c
|
|
GEN_PINS_HDR = $(HEADER_BUILD)/pins.h
|
|
GEN_PINS_QSTR = $(BUILD)/pins_qstr.h
|
|
GEN_PINS_AF_CONST = $(HEADER_BUILD)/pins_af_const.h
|
|
GEN_PINS_AF_DEFS = $(HEADER_BUILD)/pins_af_defs.h
|
|
GEN_PINS_AF_PY = $(BUILD)/pins_af.py
|
|
|
|
INSERT_USB_IDS = $(TOP)/tools/insert-usb-ids.py
|
|
FILE2H = $(TOP)/tools/file2h.py
|
|
|
|
USB_IDS_FILE = usb.h
|
|
CDCINF_TEMPLATE = pybcdc.inf_template
|
|
GEN_CDCINF_FILE = $(HEADER_BUILD)/pybcdc.inf
|
|
GEN_CDCINF_HEADER = $(HEADER_BUILD)/pybcdc_inf.h
|
|
|
|
# List of sources for qstr extraction
|
|
SRC_QSTR += $(SRC_C) $(SRC_MOD) $(SRC_LIB) $(EXTMOD_SRC_C)
|
|
# Append any auto-generated sources that are needed by sources listed in
|
|
# SRC_QSTR
|
|
SRC_QSTR_AUTO_DEPS += $(GEN_CDCINF_HEADER)
|
|
|
|
# Making OBJ use an order-only depenedency on the generated pins.h file
|
|
# has the side effect of making the pins.h file before we actually compile
|
|
# any of the objects. The normal dependency generation will deal with the
|
|
# case when pins.h is modified. But when it doesn't exist, we don't know
|
|
# which source files might need it.
|
|
$(OBJ): | $(GEN_PINS_HDR)
|
|
|
|
# With conditional pins, we may need to regenerate qstrdefs.h when config
|
|
# options change.
|
|
$(HEADER_BUILD)/qstrdefs.generated.h: $(BOARD_DIR)/mpconfigboard.h
|
|
|
|
# main.c can't be even preprocessed without $(GEN_CDCINF_HEADER)
|
|
main.c: $(GEN_CDCINF_HEADER)
|
|
|
|
# Use a pattern rule here so that make will only call make-pins.py once to make
|
|
# both pins_$(BOARD).c and pins.h
|
|
$(BUILD)/%_$(BOARD).c $(HEADER_BUILD)/%.h $(HEADER_BUILD)/%_af_const.h $(HEADER_BUILD)/%_af_defs.h $(BUILD)/%_qstr.h: $(BOARD_DIR)/%.csv $(MAKE_PINS) $(AF_FILE) $(PREFIX_FILE) | $(HEADER_BUILD)
|
|
$(ECHO) "GEN $@"
|
|
$(Q)$(PYTHON) $(MAKE_PINS) --board $(BOARD_PINS) --af $(AF_FILE) \
|
|
--prefix $(PREFIX_FILE) --hdr $(GEN_PINS_HDR) --hdr-obj-decls \
|
|
--qstr $(GEN_PINS_QSTR) --af-const $(GEN_PINS_AF_CONST) \
|
|
--af-defs $(GEN_PINS_AF_DEFS) --af-defs-cmp-strings \
|
|
--af-py $(GEN_PINS_AF_PY) > $(GEN_PINS_SRC)
|
|
|
|
$(BUILD)/pins_$(BOARD).o: $(BUILD)/pins_$(BOARD).c
|
|
$(call compile_c)
|
|
|
|
GEN_PLLFREQTABLE_HDR = $(HEADER_BUILD)/pllfreqtable.h
|
|
GEN_STMCONST_HDR = $(HEADER_BUILD)/modstm_const.h
|
|
GEN_STMCONST_QSTR = $(BUILD)/modstm_qstr.h
|
|
GEN_STMCONST_MPZ = $(HEADER_BUILD)/modstm_mpz.h
|
|
CMSIS_MCU_HDR = $(CMSIS_DIR)/$(CMSIS_MCU_LOWER).h
|
|
|
|
modmachine.c: $(GEN_PLLFREQTABLE_HDR)
|
|
$(GEN_PLLFREQTABLE_HDR): $(PLLVALUES) | $(HEADER_BUILD)
|
|
$(ECHO) "GEN $@"
|
|
$(Q)$(PYTHON) $(PLLVALUES) -c $(if $(filter $(MCU_SERIES),f7),--relax-pll48,) file:$(BOARD_DIR)/stm32$(MCU_SERIES)xx_hal_conf.h > $@
|
|
|
|
$(BUILD)/modstm.o: $(GEN_STMCONST_HDR)
|
|
# Use a pattern rule here so that make will only call make-stmconst.py once to
|
|
# make both modstm_const.h and modstm_qstr.h
|
|
$(HEADER_BUILD)/%_const.h $(BUILD)/%_qstr.h: $(CMSIS_MCU_HDR) make-stmconst.py | $(HEADER_BUILD)
|
|
$(ECHO) "GEN stmconst $@"
|
|
$(Q)$(PYTHON) make-stmconst.py --qstr $(GEN_STMCONST_QSTR) --mpz $(GEN_STMCONST_MPZ) $(CMSIS_MCU_HDR) > $(GEN_STMCONST_HDR)
|
|
|
|
$(GEN_CDCINF_HEADER): $(GEN_CDCINF_FILE) $(FILE2H) | $(HEADER_BUILD)
|
|
$(ECHO) "GEN $@"
|
|
$(Q)$(PYTHON) $(FILE2H) $< > $@
|
|
|
|
$(GEN_CDCINF_FILE): $(CDCINF_TEMPLATE) $(INSERT_USB_IDS) $(USB_IDS_FILE) | $(HEADER_BUILD)
|
|
$(ECHO) "GEN $@"
|
|
$(Q)$(PYTHON) $(INSERT_USB_IDS) $(USB_IDS_FILE) $< > $@
|
|
|
|
include $(TOP)/py/mkrules.mk
|