circuitpython

djsundog/circuitpython

Fork 0

Commit Graph

Author	SHA1	Message	Date
robert-hh	d79105d7c0	mimxrt/machine_timer: Leave the Timer clock source at IPG clock. Setting it to OSC_CLK interferes the utime module's functionality. This is still an area demanding an understanding.	2021-06-03 13:03:02 +10:00
robert-hh	cdd95ce737	mimxrt/machine_timer: Reuse any existing timer objects. So there is a 1-1 mapping of hardware timer to Python object.	2021-06-03 13:02:51 +10:00
robert-hh	4c407c790f	mimxrt: Add the Timer class to the machine module. It supports three hardware timer channels based on the PIT timers of the MIMXRT MCU. The timer id's are 0, 1 and 2. On soft reboot all active timers will be stopped via finalisers.	2021-06-02 00:33:13 +10:00

Author

SHA1

Message

Date

robert-hh

d79105d7c0

mimxrt/machine_timer: Leave the Timer clock source at IPG clock.

Setting it to OSC_CLK interferes the utime module's functionality.  This is
still an area demanding an understanding.

2021-06-03 13:03:02 +10:00

robert-hh

cdd95ce737

mimxrt/machine_timer: Reuse any existing timer objects.

So there is a 1-1 mapping of hardware timer to Python object.

2021-06-03 13:02:51 +10:00

robert-hh

4c407c790f

mimxrt: Add the Timer class to the machine module.

It supports three hardware timer channels based on the PIT timers of the
MIMXRT MCU.  The timer id's are 0, 1 and 2.  On soft reboot all active
timers will be stopped via finalisers.

2021-06-02 00:33:13 +10:00

3 Commits