djsundog/circuitpython
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Don't check for corrupt heap too early; Fix QSPI timing

Browse Source
This commit is contained in:
Dan Halbert 2018-12-20 21:28:36 -05:00
parent ca60a034c7
commit bce6d124af
2 changed files with 12 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
ports/nrf/supervisor/qspi_flash.c
View File

@ -40,15 +40,13 @@
bool spi_flash_command(uint8_t command) { bool spi_flash_command(uint8_t command) {
nrf_qspi_cinstr_conf_t cinstr_cfg = { nrf_qspi_cinstr_conf_t cinstr_cfg = {
.opcode = 0, .opcode = command,
.length = 0, .length = 1,
.io2_level = true, .io2_level = true,
.io3_level = true, .io3_level = true,
.wipwait = false, .wipwait = false,
.wren = false .wren = false
}; };
cinstr_cfg.opcode = command;
cinstr_cfg.length = 1;
nrfx_qspi_cinstr_xfer(&cinstr_cfg, NULL, NULL); nrfx_qspi_cinstr_xfer(&cinstr_cfg, NULL, NULL);
return true; return true;
} }
@ -91,8 +89,7 @@ bool spi_flash_write_data(uint32_t address, uint8_t* data, uint32_t length) {
} }
bool spi_flash_read_data(uint32_t address, uint8_t* data, uint32_t length) { bool spi_flash_read_data(uint32_t address, uint8_t* data, uint32_t length) {
nrfx_qspi_read(data, length, address); return nrfx_qspi_read(data, length, address) == NRFX_SUCCESS;
return true;
} }
void spi_flash_init(void) { void spi_flash_init(void) {
@ -115,7 +112,7 @@ void spi_flash_init(void) {
.dpmconfig = false .dpmconfig = false
}, },
.phy_if = { .phy_if = {
.sck_freq = NRF_QSPI_FREQ_32MDIV16, // Start at a slow 2mhz and speed up once we know what we're talking to. .sck_freq = NRF_QSPI_FREQ_32MDIV16, // Start at a slow 2MHz and speed up once we know what we're talking to.
.sck_delay = 10, // min time CS must stay high before going low again. in unit of 62.5 ns .sck_delay = 10, // min time CS must stay high before going low again. in unit of 62.5 ns
.spi_mode = NRF_QSPI_MODE_0, .spi_mode = NRF_QSPI_MODE_0,
.dpmen = false .dpmen = false
@ -145,7 +142,7 @@ void spi_flash_init_device(const external_flash_device* device) {
// Switch to single output line if the device doesn't support quad programs. // Switch to single output line if the device doesn't support quad programs.
if (!device->supports_qspi_writes) { if (!device->supports_qspi_writes) {
NRF_QSPI->IFCONFIG0 &= ~QSPI_IFCONFIG0_WRITEOC_Msk; NRF_QSPI->IFCONFIG0 &= ~QSPI_IFCONFIG0_WRITEOC_Msk;
NRF_QSPI->IFCONFIG0 |= QSPI_IFCONFIG0_WRITEOC_PP; NRF_QSPI->IFCONFIG0 |= QSPI_IFCONFIG0_WRITEOC_PP << QSPI_IFCONFIG0_WRITEOC_Pos;
} }
// Speed up as much as we can. // Speed up as much as we can.
@ -153,6 +150,11 @@ void spi_flash_init_device(const external_flash_device* device) {
while (32000000 / (sckfreq + 1) > device->max_clock_speed_mhz * 1000000 && sckfreq < 16) { while (32000000 / (sckfreq + 1) > device->max_clock_speed_mhz * 1000000 && sckfreq < 16) {
sckfreq += 1; sckfreq += 1;
} }
// No more than 16 MHz. At 32 MHz GD25Q16C doesn't work reliably on Feather 52840, even though
// it should work up to 104 MHz.
// sckfreq = 0 is 32 Mhz
// sckfreq = 1 is 16 MHz, etc.
sckfreq = MAX(1, sckfreq);
NRF_QSPI->IFCONFIG1 &= ~QSPI_IFCONFIG1_SCKFREQ_Msk; NRF_QSPI->IFCONFIG1 &= ~QSPI_IFCONFIG1_SCKFREQ_Msk;
NRF_QSPI->IFCONFIG1 |= sckfreq << QSPI_IFCONFIG1_SCKDELAY_Pos; NRF_QSPI->IFCONFIG1 |= sckfreq << QSPI_IFCONFIG1_SCKFREQ_Pos;
} }

2
supervisor/shared/stack.c
View File

@ -56,7 +56,7 @@ void allocate_stack(void) {
} }
inline bool stack_ok(void) { inline bool stack_ok(void) {
return *stack_alloc->ptr == STACK_CANARY_VALUE; return stack_alloc == NULL || *stack_alloc->ptr == STACK_CANARY_VALUE;
} }
inline void assert_heap_ok(void) { inline void assert_heap_ok(void) {