Add CAN to SAM E51 clock config
This commit is contained in:
parent
44c5b2bbb1
commit
67d8f108bb
@ -1165,6 +1165,88 @@
|
|||||||
#define CONF_SDHC1_SLOW_FREQUENCY 12000000
|
#define CONF_SDHC1_SLOW_FREQUENCY 12000000
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
// <h> CAN Clock Settings
|
||||||
|
// <y> CAN Clock source
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
|
||||||
|
|
||||||
|
// <i> Select the clock source for CAN.
|
||||||
|
// <id> sdhc_gclk_selection
|
||||||
|
#ifndef CONF_GCLK_CAN0_SRC
|
||||||
|
#define CONF_GCLK_CAN0_SRC GCLK_PCHCTRL_GEN_GCLK0_Val
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* \def CAN FREQUENCY
|
||||||
|
* \brief CAN's Clock frequency
|
||||||
|
*/
|
||||||
|
#ifndef CONF_CAN0_FREQUENCY
|
||||||
|
#define CONF_CAN0_FREQUENCY 120000000
|
||||||
|
#endif
|
||||||
|
|
||||||
|
// <h> CAN Clock Settings
|
||||||
|
// <y> CAN Clock source
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK0_Val"> Generic clock generator 0
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK1_Val"> Generic clock generator 1
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK2_Val"> Generic clock generator 2
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK3_Val"> Generic clock generator 3
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK4_Val"> Generic clock generator 4
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK5_Val"> Generic clock generator 5
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK6_Val"> Generic clock generator 6
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK7_Val"> Generic clock generator 7
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK8_Val"> Generic clock generator 8
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK9_Val"> Generic clock generator 9
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK10_Val"> Generic clock generator 10
|
||||||
|
|
||||||
|
// <GCLK_PCHCTRL_GEN_GCLK11_Val"> Generic clock generator 11
|
||||||
|
|
||||||
|
// <i> Select the clock source for CAN.
|
||||||
|
// <id> sdhc_gclk_selection
|
||||||
|
#ifndef CONF_GCLK_CAN1_SRC
|
||||||
|
#define CONF_GCLK_CAN1_SRC GCLK_PCHCTRL_GEN_GCLK0_Val
|
||||||
|
#endif
|
||||||
|
|
||||||
|
/**
|
||||||
|
* \def CAN FREQUENCY
|
||||||
|
* \brief CAN's Clock frequency
|
||||||
|
*/
|
||||||
|
#ifndef CONF_CAN1_FREQUENCY
|
||||||
|
#define CONF_CAN1_FREQUENCY 120000000
|
||||||
|
#endif
|
||||||
|
|
||||||
// <<< end of configuration section >>>
|
// <<< end of configuration section >>>
|
||||||
|
|
||||||
#endif // PERIPHERAL_CLK_CONFIG_H
|
#endif // PERIPHERAL_CLK_CONFIG_H
|
||||||
|
Loading…
Reference in New Issue
Block a user