Merge pull request #5429 from process1183/dac_clock_comments

[#4701] Correct DAC clock speed comments for SAMD21 and SAMD51
This commit is contained in:
microDev 2021-10-05 10:26:08 +05:30 committed by GitHub
commit 5907ffbe18
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 2 additions and 2 deletions

View File

@ -85,8 +85,8 @@ void common_hal_analogio_analogout_construct(analogio_analogout_obj_t *self,
_pm_enable_bus_clock(PM_BUS_APBC, DAC);
#endif
// SAMD21: This clock should be <= 12 MHz, per datasheet section 47.6.3.
// SAMD51: This clock should be <= 350kHz, per datasheet table 37-6.
// SAMD21: This clock should be <= 350 kHz, per datasheet table 36-7.
// SAMD51: This clock should be <= 12 MHz, per datasheet section 47.6.3.
_gclk_enable_channel(DAC_GCLK_ID, CONF_GCLK_DAC_SRC);
// Don't double init the DAC on the SAMD51 when both outputs are in use. We use the free state