djsundog
/
circuitpython
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

fixing c formatting

This commit is contained in:
Max Holliday 2021-10-04 14:55:44 -06:00
parent 6a8b4f5f07
commit 2ff038f08b
1 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
ports/atmel-samd/common-hal/alarm/__init__.c
View File

@ -153,7 +153,9 @@ mp_obj_t common_hal_alarm_light_sleep_until_alarms(size_t n_alarms, const mp_obj
PM->STDBYCFG.reg = PM_STDBYCFG_RAMCFG_OFF;
// Set-up Sleep Mode
PM->SLEEPCFG.reg = PM_SLEEPCFG_SLEEPMODE_STANDBY;
while(PM->SLEEPCFG.bit.SLEEPMODE != PM_SLEEPCFG_SLEEPMODE_STANDBY_Val);
while(PM->SLEEPCFG.bit.SLEEPMODE != PM_SLEEPCFG_SLEEPMODE_STANDBY_Val) {
;
}
__DSB(); // Data Synchronization Barrier
__WFI(); // Wait For Interrupt
@ -246,7 +248,7 @@ void NORETURN common_hal_alarm_enter_deep_sleep(void) {
NVIC_EnableIRQ(RTC_IRQn);
// Set interrupts for COMPARE1 or overflow
RTC->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP1 | RTC_MODE1_INTENSET_OVF;
}
}
// Set-up Deep Sleep Mode
// RAM retention
PM->BKUPCFG.reg = PM_BKUPCFG_BRAMCFG(0x2); // No RAM retention 0x2 partial:0x1
@ -259,7 +261,9 @@ void NORETURN common_hal_alarm_enter_deep_sleep(void) {
}
RTC->MODE0.CTRLA.bit.ENABLE = 1; // Enable the RTC
while (RTC->MODE0.SYNCBUSY.bit.ENABLE); // Wait for synchronization
while (RTC->MODE0.SYNCBUSY.bit.ENABLE) { // Wait for synchronization
;
}
__DSB(); // Data Synchronization Barrier
__WFI(); // Wait For Interrupt
@ -278,7 +282,7 @@ MP_NOINLINE void common_hal_alarm_pretending_deep_sleep(void) {
if (!fake_sleep) {
SAMD_ALARM_FLAG = 1;
while(RTC->MODE0.SYNCBUSY.reg) {
while (RTC->MODE0.SYNCBUSY.reg) {
;
}
fake_sleep = true;