stm32/boards: Remove trailing spaces, and add newline at end of file.
Signed-off-by: Damien George <damien@micropython.org>
This commit is contained in:
parent
4c31d0ab60
commit
0a51073724
|
@ -85,4 +85,4 @@ T2,PE0
|
|||
T3,PA10
|
||||
USB_VBUS,PA9
|
||||
USB_DM,PA11
|
||||
USB_DP,PA12
|
||||
USB_DP,PA12
|
||||
|
|
|
|
@ -115,4 +115,4 @@ PH1,PH1
|
|||
SW,C13
|
||||
LED_RED,B14
|
||||
LED_GREEN,B0
|
||||
LED_BLUE,B7
|
||||
LED_BLUE,B7
|
||||
|
|
|
|
@ -27,7 +27,7 @@
|
|||
#define MICROPY_HW_UART3_RTS (pin_D12)
|
||||
#define MICROPY_HW_UART3_CTS (pin_D11)
|
||||
#if MICROPY_HW_HAS_SWITCH == 0
|
||||
// NOTE: A0 also connects to the user switch. To use UART4 you should
|
||||
// NOTE: A0 also connects to the user switch. To use UART4 you should
|
||||
// set MICROPY_HW_HAS_SWITCH to 0, and also remove SB20 (on the back
|
||||
// of the board near the USER switch).
|
||||
#define MICROPY_HW_UART4_TX (pin_A0)
|
||||
|
|
|
@ -31,7 +31,7 @@
|
|||
#define MICROPY_HW_UART3_RTS (pin_D12)
|
||||
#define MICROPY_HW_UART3_CTS (pin_D11)
|
||||
#if MICROPY_HW_HAS_SWITCH == 0
|
||||
// NOTE: A0 also connects to the user switch. To use UART4 you should
|
||||
// NOTE: A0 also connects to the user switch. To use UART4 you should
|
||||
// set MICROPY_HW_HAS_SWITCH to 0, and also remove SB20 (on the back
|
||||
// of the board near the USER switch).
|
||||
#define MICROPY_HW_UART4_TX (pin_A0)
|
||||
|
|
|
@ -85,7 +85,7 @@ extern struct _spi_bdev_t spi_bdev;
|
|||
|
||||
// LEDs
|
||||
#define MICROPY_HW_LED1 (pin_J13) // red
|
||||
#define MICROPY_HW_LED2 (pin_J5) // green
|
||||
#define MICROPY_HW_LED2 (pin_J5) // green
|
||||
#define MICROPY_HW_LED3 (pin_A12) // green
|
||||
#define MICROPY_HW_LED_ON(pin) (mp_hal_pin_high(pin))
|
||||
#define MICROPY_HW_LED_OFF(pin) (mp_hal_pin_low(pin))
|
||||
|
|
|
@ -10,7 +10,7 @@ MEMORY
|
|||
FLASH_FS (r) : ORIGIN = 0x08020000, LENGTH = 128K /* sector 1, 128K */
|
||||
FLASH_TEXT (rx) : ORIGIN = 0x08040000, LENGTH = 1792K /* sectors 6*128 + 8*128 */
|
||||
DTCM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K /* Used for storage cache */
|
||||
RAM (xrw) : ORIGIN = 0x24000000, LENGTH = 512K /* AXI SRAM */
|
||||
RAM (xrw) : ORIGIN = 0x24000000, LENGTH = 512K /* AXI SRAM */
|
||||
RAM_D2 (xrw) : ORIGIN = 0x30000000, LENGTH = 288K
|
||||
}
|
||||
|
||||
|
|
|
@ -25,4 +25,4 @@ PortB,PB6,,LPTIM1_ETR,,,I2C1_SCL,,,USART1_TX,,TSC_G2_IO3,,,,SAI1_FS_B,TIM16_CH1N
|
|||
PortB,PB7,,LPTIM1_IN2,,,I2C1_SDA,,,USART1_RX,,TSC_G2_IO4,,,,,,EVENTOUT,,COMP2_INM,
|
||||
PortC,PC14,,,,,,,,,,,,,,,,EVENTOUT,,,
|
||||
PortC,PC15,,,,,,,,,,,,,,,,EVENTOUT,,,
|
||||
PortH,PH3,,,,,,,,,,,,,,,,EVENTOUT,,,
|
||||
PortH,PH3,,,,,,,,,,,,,,,,EVENTOUT,,,
|
||||
|
|
|
Loading…
Reference in New Issue