djsundog
/
circuitpython
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
circuitpython/ports/stm32/sdram.h

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

18 lines
462 B
C
Raw Normal View History

stm32/sdram: Add SDRAM driver from OpenMV project. Taken from https://github.com/openmv/openmv/blob/7fbe54ad4e9dc1c527d9297a3f4c69c365dc9b2c/src/omv/sdram.c Code is is MIT licensed.
2018-07-10 03:30:27 -04:00
/*
* This file is part of the OpenMV project.
* Copyright (c) 2013/2014 Ibrahim Abdelkader <i.abdalkader@gmail.com>
* This work is licensed under the MIT license, see the file LICENSE for details.
*
* SDRAM Driver.
*
*/
#ifndef __SDRAM_H__
#define __SDRAM_H__
stm32/sdram: Integrate SDRAM driver into rest of code. If SDRAM is configured and enabled for a board then it is used for the MicroPython GC heap.
2018-07-17 17:13:49 -04:00
bool sdram_init(void);
void *sdram_start(void);
void *sdram_end(void);
stm32/sdram: Add SDRAM enter/leave self-refresh mode functions. These functions enable SDRAM data retention in stop mode. Example usage, in mpconfigboard.h: #define MICROPY_BOARD_ENTER_STOP sdram_enter_low_power(); #define MICROPY_BOARD_LEAVE_STOP sdram_leave_low_power();
2020-12-07 18:55:50 -05:00
void sdram_enter_low_power(void);
void sdram_leave_low_power(void);
stm32/sdram: Make SDRAM test cache aware, and optional failure with msg. * Make SDRAM test cache-aware for newer MCUs. * Use the defined data bus width (instead of the fixed 8-bits). * Allow optional failure on error with verbose error messages. * Test speed is now inverted (test accepts exhaustive instead fast).
2021-07-09 09:49:25 -04:00
bool sdram_test(bool exhaustive);
stm32/sdram: Add SDRAM driver from OpenMV project. Taken from https://github.com/openmv/openmv/blob/7fbe54ad4e9dc1c527d9297a3f4c69c365dc9b2c/src/omv/sdram.c Code is is MIT licensed.
2018-07-10 03:30:27 -04:00
#endif // __SDRAM_H__