2016-06-07 15:40:56 -04:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2010 - 2011 Espressif System
|
|
|
|
|
* Modified by David Ogilvy (MetalPhreak)
|
|
|
|
|
* Based on original file included in SDK 1.0.0
|
|
|
|
|
*
|
|
|
|
|
* Missing defines from previous SDK versions have
|
|
|
|
|
* been added and are noted with comments. The
|
|
|
|
|
* names of these defines are likely to change.
|
|
|
|
|
*/
|
|
|
|
|
|
2020-02-25 19:58:42 -05:00
|
|
|
// *FORMAT-OFF*
|
|
|
|
|
|
2016-06-07 15:40:56 -04:00
|
|
|
#ifndef SPI_REGISTER_H_INCLUDED
|
|
|
|
|
#define SPI_REGISTER_H_INCLUDED
|
|
|
|
|
|
|
|
|
|
#define REG_SPI_BASE(i) (0x60000200-i*0x100)
|
|
|
|
|
|
|
|
|
|
#define SPI_CMD(i) (REG_SPI_BASE(i) + 0x0)
|
|
|
|
|
#define SPI_FLASH_READ (BIT(31)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_WREN (BIT(30)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_WRDI (BIT(29)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_RDID (BIT(28)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_RDSR (BIT(27)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_WRSR (BIT(26)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_PP (BIT(25)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_SE (BIT(24)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_BE (BIT(23)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_CE (BIT(22)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_DP (BIT(21)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_RES (BIT(20)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_HPM (BIT(19)) //From previous SDK
|
|
|
|
|
#define SPI_USR (BIT(18))
|
|
|
|
|
|
|
|
|
|
#define SPI_ADDR(i) (REG_SPI_BASE(i) + 0x4)
|
|
|
|
|
|
|
|
|
|
#define SPI_CTRL(i) (REG_SPI_BASE(i) + 0x8)
|
|
|
|
|
#define SPI_WR_BIT_ORDER (BIT(26))
|
|
|
|
|
#define SPI_RD_BIT_ORDER (BIT(25))
|
|
|
|
|
#define SPI_QIO_MODE (BIT(24))
|
|
|
|
|
#define SPI_DIO_MODE (BIT(23))
|
|
|
|
|
#define SPI_TWO_BYTE_STATUS_EN (BIT(22)) //From previous SDK
|
|
|
|
|
#define SPI_WP_REG (BIT(21)) //From previous SDK
|
|
|
|
|
#define SPI_QOUT_MODE (BIT(20))
|
|
|
|
|
#define SPI_SHARE_BUS (BIT(19)) //From previous SDK
|
|
|
|
|
#define SPI_HOLD_MODE (BIT(18)) //From previous SDK
|
|
|
|
|
#define SPI_ENABLE_AHB (BIT(17)) //From previous SDK
|
|
|
|
|
#define SPI_SST_AAI (BIT(16)) //From previous SDK
|
|
|
|
|
#define SPI_RESANDRES (BIT(15)) //From previous SDK
|
|
|
|
|
#define SPI_DOUT_MODE (BIT(14))
|
|
|
|
|
#define SPI_FASTRD_MODE (BIT(13))
|
|
|
|
|
|
|
|
|
|
#define SPI_CTRL1(i) (REG_SPI_BASE (i) + 0xC) //From previous SDK. Removed _FLASH_ from name to match other registers.
|
|
|
|
|
#define SPI_CS_HOLD_DELAY 0x0000000F //Espressif BBS
|
|
|
|
|
#define SPI_CS_HOLD_DELAY_S 28 //Espressif BBS
|
|
|
|
|
#define SPI_CS_HOLD_DELAY_RES 0x00000FFF //Espressif BBS
|
|
|
|
|
#define SPI_CS_HOLD_DELAY_RES_S 16 //Espressif BBS
|
|
|
|
|
#define SPI_BUS_TIMER_LIMIT 0x0000FFFF //From previous SDK
|
|
|
|
|
#define SPI_BUS_TIMER_LIMIT_S 0 //From previous SDK
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define SPI_RD_STATUS(i) (REG_SPI_BASE(i) + 0x10)
|
|
|
|
|
#define SPI_STATUS_EXT 0x000000FF //From previous SDK
|
|
|
|
|
#define SPI_STATUS_EXT_S 24 //From previous SDK
|
|
|
|
|
#define SPI_WB_MODE 0x000000FF //From previous SDK
|
|
|
|
|
#define SPI_WB_MODE_S 16 //From previous SDK
|
|
|
|
|
#define SPI_FLASH_STATUS_PRO_FLAG (BIT(7)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_TOP_BOT_PRO_FLAG (BIT(5)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_BP2 (BIT(4)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_BP1 (BIT(3)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_BP0 (BIT(2)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_WRENABLE_FLAG (BIT(1)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_BUSY_FLAG (BIT(0)) //From previous SDK
|
|
|
|
|
|
|
|
|
|
#define SPI_CTRL2(i) (REG_SPI_BASE(i) + 0x14)
|
|
|
|
|
#define SPI_CS_DELAY_NUM 0x0000000F
|
|
|
|
|
#define SPI_CS_DELAY_NUM_S 28
|
|
|
|
|
#define SPI_CS_DELAY_MODE 0x00000003
|
|
|
|
|
#define SPI_CS_DELAY_MODE_S 26
|
|
|
|
|
#define SPI_MOSI_DELAY_NUM 0x00000007
|
|
|
|
|
#define SPI_MOSI_DELAY_NUM_S 23
|
|
|
|
|
#define SPI_MOSI_DELAY_MODE 0x00000003 //mode 0 : posedge; data set at positive edge of clk
|
|
|
|
|
//mode 1 : negedge + 1 cycle delay, only if freq<10MHz ; data set at negitive edge of clk
|
|
|
|
|
//mode 2 : Do not use this mode.
|
|
|
|
|
#define SPI_MOSI_DELAY_MODE_S 21
|
|
|
|
|
#define SPI_MISO_DELAY_NUM 0x00000007
|
|
|
|
|
#define SPI_MISO_DELAY_NUM_S 18
|
|
|
|
|
#define SPI_MISO_DELAY_MODE 0x00000003
|
|
|
|
|
#define SPI_MISO_DELAY_MODE_S 16
|
|
|
|
|
#define SPI_CK_OUT_HIGH_MODE 0x0000000F
|
|
|
|
|
#define SPI_CK_OUT_HIGH_MODE_S 12
|
|
|
|
|
#define SPI_CK_OUT_LOW_MODE 0x0000000F
|
|
|
|
|
#define SPI_CK_OUT_LOW_MODE_S 8
|
|
|
|
|
#define SPI_HOLD_TIME 0x0000000F
|
|
|
|
|
#define SPI_HOLD_TIME_S 4
|
|
|
|
|
#define SPI_SETUP_TIME 0x0000000F
|
|
|
|
|
#define SPI_SETUP_TIME_S 0
|
|
|
|
|
|
|
|
|
|
#define SPI_CLOCK(i) (REG_SPI_BASE(i) + 0x18)
|
|
|
|
|
#define SPI_CLK_EQU_SYSCLK (BIT(31))
|
|
|
|
|
#define SPI_CLKDIV_PRE 0x00001FFF
|
|
|
|
|
#define SPI_CLKDIV_PRE_S 18
|
|
|
|
|
#define SPI_CLKCNT_N 0x0000003F
|
|
|
|
|
#define SPI_CLKCNT_N_S 12
|
|
|
|
|
#define SPI_CLKCNT_H 0x0000003F
|
|
|
|
|
#define SPI_CLKCNT_H_S 6
|
|
|
|
|
#define SPI_CLKCNT_L 0x0000003F
|
|
|
|
|
#define SPI_CLKCNT_L_S 0
|
|
|
|
|
|
|
|
|
|
#define SPI_USER(i) (REG_SPI_BASE(i) + 0x1C)
|
|
|
|
|
#define SPI_USR_COMMAND (BIT(31))
|
|
|
|
|
#define SPI_USR_ADDR (BIT(30))
|
|
|
|
|
#define SPI_USR_DUMMY (BIT(29))
|
|
|
|
|
#define SPI_USR_MISO (BIT(28))
|
|
|
|
|
#define SPI_USR_MOSI (BIT(27))
|
|
|
|
|
#define SPI_USR_DUMMY_IDLE (BIT(26)) //From previous SDK
|
|
|
|
|
#define SPI_USR_MOSI_HIGHPART (BIT(25))
|
|
|
|
|
#define SPI_USR_MISO_HIGHPART (BIT(24))
|
|
|
|
|
#define SPI_USR_PREP_HOLD (BIT(23)) //From previous SDK
|
|
|
|
|
#define SPI_USR_CMD_HOLD (BIT(22)) //From previous SDK
|
|
|
|
|
#define SPI_USR_ADDR_HOLD (BIT(21)) //From previous SDK
|
|
|
|
|
#define SPI_USR_DUMMY_HOLD (BIT(20)) //From previous SDK
|
|
|
|
|
#define SPI_USR_DIN_HOLD (BIT(19)) //From previous SDK
|
|
|
|
|
#define SPI_USR_DOUT_HOLD (BIT(18)) //From previous SDK
|
|
|
|
|
#define SPI_USR_HOLD_POL (BIT(17)) //From previous SDK
|
|
|
|
|
#define SPI_SIO (BIT(16))
|
|
|
|
|
#define SPI_FWRITE_QIO (BIT(15))
|
|
|
|
|
#define SPI_FWRITE_DIO (BIT(14))
|
|
|
|
|
#define SPI_FWRITE_QUAD (BIT(13))
|
|
|
|
|
#define SPI_FWRITE_DUAL (BIT(12))
|
|
|
|
|
#define SPI_WR_BYTE_ORDER (BIT(11))
|
|
|
|
|
#define SPI_RD_BYTE_ORDER (BIT(10))
|
|
|
|
|
#define SPI_AHB_ENDIAN_MODE 0x00000003 //From previous SDK
|
|
|
|
|
#define SPI_AHB_ENDIAN_MODE_S 8 //From previous SDK
|
|
|
|
|
#define SPI_CK_OUT_EDGE (BIT(7))
|
|
|
|
|
#define SPI_CK_I_EDGE (BIT(6))
|
|
|
|
|
#define SPI_CS_SETUP (BIT(5))
|
|
|
|
|
#define SPI_CS_HOLD (BIT(4))
|
|
|
|
|
#define SPI_AHB_USR_COMMAND (BIT(3)) //From previous SDK
|
|
|
|
|
#define SPI_FLASH_MODE (BIT(2))
|
|
|
|
|
#define SPI_AHB_USR_COMMAND_4BYTE (BIT(1)) //From previous SDK
|
|
|
|
|
#define SPI_DOUTDIN (BIT(0)) //From previous SDK
|
|
|
|
|
|
|
|
|
|
//AHB = http://en.wikipedia.org/wiki/Advanced_Microcontroller_Bus_Architecture ?
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define SPI_USER1(i) (REG_SPI_BASE(i) + 0x20)
|
|
|
|
|
#define SPI_USR_ADDR_BITLEN 0x0000003F
|
|
|
|
|
#define SPI_USR_ADDR_BITLEN_S 26
|
|
|
|
|
#define SPI_USR_MOSI_BITLEN 0x000001FF
|
|
|
|
|
#define SPI_USR_MOSI_BITLEN_S 17
|
|
|
|
|
#define SPI_USR_MISO_BITLEN 0x000001FF
|
|
|
|
|
#define SPI_USR_MISO_BITLEN_S 8
|
|
|
|
|
#define SPI_USR_DUMMY_CYCLELEN 0x000000FF
|
|
|
|
|
#define SPI_USR_DUMMY_CYCLELEN_S 0
|
|
|
|
|
|
|
|
|
|
#define SPI_USER2(i) (REG_SPI_BASE(i) + 0x24)
|
|
|
|
|
#define SPI_USR_COMMAND_BITLEN 0x0000000F
|
|
|
|
|
#define SPI_USR_COMMAND_BITLEN_S 28
|
|
|
|
|
#define SPI_USR_COMMAND_VALUE 0x0000FFFF
|
|
|
|
|
#define SPI_USR_COMMAND_VALUE_S 0
|
|
|
|
|
|
|
|
|
|
#define SPI_WR_STATUS(i) (REG_SPI_BASE(i) + 0x28)
|
|
|
|
|
//previously defined as SPI_FLASH_USER3. No further info available.
|
|
|
|
|
|
|
|
|
|
#define SPI_PIN(i) (REG_SPI_BASE(i) + 0x2C)
|
|
|
|
|
#define SPI_IDLE_EDGE (BIT(29))
|
|
|
|
|
#define SPI_CS2_DIS (BIT(2))
|
|
|
|
|
#define SPI_CS1_DIS (BIT(1))
|
|
|
|
|
#define SPI_CS0_DIS (BIT(0))
|
|
|
|
|
|
|
|
|
|
#define SPI_SLAVE(i) (REG_SPI_BASE(i) + 0x30)
|
|
|
|
|
#define SPI_SYNC_RESET (BIT(31))
|
|
|
|
|
#define SPI_SLAVE_MODE (BIT(30))
|
|
|
|
|
#define SPI_SLV_WR_RD_BUF_EN (BIT(29))
|
|
|
|
|
#define SPI_SLV_WR_RD_STA_EN (BIT(28))
|
|
|
|
|
#define SPI_SLV_CMD_DEFINE (BIT(27))
|
|
|
|
|
#define SPI_TRANS_CNT 0x0000000F
|
|
|
|
|
#define SPI_TRANS_CNT_S 23
|
|
|
|
|
#define SPI_SLV_LAST_STATE 0x00000007 //From previous SDK
|
|
|
|
|
#define SPI_SLV_LAST_STATE_S 20 //From previous SDK
|
|
|
|
|
#define SPI_SLV_LAST_COMMAND 0x00000007 //From previous SDK
|
|
|
|
|
#define SPI_SLV_LAST_COMMAND_S 17 //From previous SDK
|
|
|
|
|
#define SPI_CS_I_MODE 0x00000003 //From previous SDK
|
|
|
|
|
#define SPI_CS_I_MODE_S 10 //From previous SDK
|
|
|
|
|
#define SPI_TRANS_DONE_EN (BIT(9))
|
|
|
|
|
#define SPI_SLV_WR_STA_DONE_EN (BIT(8))
|
|
|
|
|
#define SPI_SLV_RD_STA_DONE_EN (BIT(7))
|
|
|
|
|
#define SPI_SLV_WR_BUF_DONE_EN (BIT(6))
|
|
|
|
|
#define SPI_SLV_RD_BUF_DONE_EN (BIT(5))
|
|
|
|
|
#define SLV_SPI_INT_EN 0x0000001f
|
|
|
|
|
#define SLV_SPI_INT_EN_S 5
|
|
|
|
|
#define SPI_TRANS_DONE (BIT(4))
|
|
|
|
|
#define SPI_SLV_WR_STA_DONE (BIT(3))
|
|
|
|
|
#define SPI_SLV_RD_STA_DONE (BIT(2))
|
|
|
|
|
#define SPI_SLV_WR_BUF_DONE (BIT(1))
|
|
|
|
|
#define SPI_SLV_RD_BUF_DONE (BIT(0))
|
|
|
|
|
|
|
|
|
|
#define SPI_SLAVE1(i) (REG_SPI_BASE(i) + 0x34)
|
|
|
|
|
#define SPI_SLV_STATUS_BITLEN 0x0000001F
|
|
|
|
|
#define SPI_SLV_STATUS_BITLEN_S 27
|
|
|
|
|
#define SPI_SLV_STATUS_FAST_EN (BIT(26)) //From previous SDK
|
|
|
|
|
#define SPI_SLV_STATUS_READBACK (BIT(25)) //From previous SDK
|
|
|
|
|
#define SPI_SLV_BUF_BITLEN 0x000001FF
|
|
|
|
|
#define SPI_SLV_BUF_BITLEN_S 16
|
|
|
|
|
#define SPI_SLV_RD_ADDR_BITLEN 0x0000003F
|
|
|
|
|
#define SPI_SLV_RD_ADDR_BITLEN_S 10
|
|
|
|
|
#define SPI_SLV_WR_ADDR_BITLEN 0x0000003F
|
|
|
|
|
#define SPI_SLV_WR_ADDR_BITLEN_S 4
|
|
|
|
|
#define SPI_SLV_WRSTA_DUMMY_EN (BIT(3))
|
|
|
|
|
#define SPI_SLV_RDSTA_DUMMY_EN (BIT(2))
|
|
|
|
|
#define SPI_SLV_WRBUF_DUMMY_EN (BIT(1))
|
|
|
|
|
#define SPI_SLV_RDBUF_DUMMY_EN (BIT(0))
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#define SPI_SLAVE2(i) (REG_SPI_BASE(i) + 0x38)
|
|
|
|
|
#define SPI_SLV_WRBUF_DUMMY_CYCLELEN 0X000000FF
|
|
|
|
|
#define SPI_SLV_WRBUF_DUMMY_CYCLELEN_S 24
|
|
|
|
|
#define SPI_SLV_RDBUF_DUMMY_CYCLELEN 0X000000FF
|
|
|
|
|
#define SPI_SLV_RDBUF_DUMMY_CYCLELEN_S 16
|
|
|
|
|
#define SPI_SLV_WRSTR_DUMMY_CYCLELEN 0X000000FF
|
|
|
|
|
#define SPI_SLV_WRSTR_DUMMY_CYCLELEN_S 8
|
|
|
|
|
#define SPI_SLV_RDSTR_DUMMY_CYCLELEN 0x000000FF
|
|
|
|
|
#define SPI_SLV_RDSTR_DUMMY_CYCLELEN_S 0
|
|
|
|
|
|
|
|
|
|
#define SPI_SLAVE3(i) (REG_SPI_BASE(i) + 0x3C)
|
|
|
|
|
#define SPI_SLV_WRSTA_CMD_VALUE 0x000000FF
|
|
|
|
|
#define SPI_SLV_WRSTA_CMD_VALUE_S 24
|
|
|
|
|
#define SPI_SLV_RDSTA_CMD_VALUE 0x000000FF
|
|
|
|
|
#define SPI_SLV_RDSTA_CMD_VALUE_S 16
|
|
|
|
|
#define SPI_SLV_WRBUF_CMD_VALUE 0x000000FF
|
|
|
|
|
#define SPI_SLV_WRBUF_CMD_VALUE_S 8
|
|
|
|
|
#define SPI_SLV_RDBUF_CMD_VALUE 0x000000FF
|
|
|
|
|
#define SPI_SLV_RDBUF_CMD_VALUE_S 0
|
|
|
|
|
|
|
|
|
|
//Previous SDKs referred to these following registers as SPI_C0 etc.
|
|
|
|
|
|
|
|
|
|
#define SPI_W0(i) (REG_SPI_BASE(i) +0x40)
|
|
|
|
|
#define SPI_W1(i) (REG_SPI_BASE(i) +0x44)
|
|
|
|
|
#define SPI_W2(i) (REG_SPI_BASE(i) +0x48)
|
|
|
|
|
#define SPI_W3(i) (REG_SPI_BASE(i) +0x4C)
|
|
|
|
|
#define SPI_W4(i) (REG_SPI_BASE(i) +0x50)
|
|
|
|
|
#define SPI_W5(i) (REG_SPI_BASE(i) +0x54)
|
|
|
|
|
#define SPI_W6(i) (REG_SPI_BASE(i) +0x58)
|
|
|
|
|
#define SPI_W7(i) (REG_SPI_BASE(i) +0x5C)
|
|
|
|
|
#define SPI_W8(i) (REG_SPI_BASE(i) +0x60)
|
|
|
|
|
#define SPI_W9(i) (REG_SPI_BASE(i) +0x64)
|
|
|
|
|
#define SPI_W10(i) (REG_SPI_BASE(i) +0x68)
|
|
|
|
|
#define SPI_W11(i) (REG_SPI_BASE(i) +0x6C)
|
|
|
|
|
#define SPI_W12(i) (REG_SPI_BASE(i) +0x70)
|
|
|
|
|
#define SPI_W13(i) (REG_SPI_BASE(i) +0x74)
|
|
|
|
|
#define SPI_W14(i) (REG_SPI_BASE(i) +0x78)
|
|
|
|
|
#define SPI_W15(i) (REG_SPI_BASE(i) +0x7C)
|
|
|
|
|
|
|
|
|
|
// +0x80 to +0xBC could be SPI_W16 through SPI_W31?
|
|
|
|
|
|
|
|
|
|
// +0xC0 to +0xEC not currently defined.
|
|
|
|
|
|
|
|
|
|
#define SPI_EXT0(i) (REG_SPI_BASE(i) + 0xF0) //From previous SDK. Removed _FLASH_ from name to match other registers.
|
|
|
|
|
#define SPI_T_PP_ENA (BIT(31)) //From previous SDK
|
|
|
|
|
#define SPI_T_PP_SHIFT 0x0000000F //From previous SDK
|
|
|
|
|
#define SPI_T_PP_SHIFT_S 16 //From previous SDK
|
|
|
|
|
#define SPI_T_PP_TIME 0x00000FFF //From previous SDK
|
|
|
|
|
#define SPI_T_PP_TIME_S 0 //From previous SDK
|
|
|
|
|
|
|
|
|
|
#define SPI_EXT1(i) (REG_SPI_BASE(i) + 0xF4) //From previous SDK. Removed _FLASH_ from name to match other registers.
|
|
|
|
|
#define SPI_T_ERASE_ENA (BIT(31)) //From previous SDK
|
|
|
|
|
#define SPI_T_ERASE_SHIFT 0x0000000F //From previous SDK
|
|
|
|
|
#define SPI_T_ERASE_SHIFT_S 16 //From previous SDK
|
|
|
|
|
#define SPI_T_ERASE_TIME 0x00000FFF //From previous SDK
|
|
|
|
|
#define SPI_T_ERASE_TIME_S 0 //From previous SDK
|
|
|
|
|
|
|
|
|
|
#define SPI_EXT2(i) (REG_SPI_BASE(i) + 0xF8) //From previous SDK. Removed _FLASH_ from name to match other registers.
|
|
|
|
|
#define SPI_ST 0x00000007 //From previous SDK
|
|
|
|
|
#define SPI_ST_S 0 //From previous SDK
|
|
|
|
|
|
|
|
|
|
#define SPI_EXT3(i) (REG_SPI_BASE(i) + 0xFC)
|
|
|
|
|
#define SPI_INT_HOLD_ENA 0x00000003
|
|
|
|
|
#define SPI_INT_HOLD_ENA_S 0
|
|
|
|
|
#endif // SPI_REGISTER_H_INCLUDED
|
