2013-10-19 13:13:48 -04:00
|
|
|
#include <stdio.h>
|
|
|
|
|
|
|
|
#include <stm32f4xx.h>
|
|
|
|
#include <stm32f4xx_rcc.h>
|
|
|
|
#include <stm32f4xx_gpio.h>
|
|
|
|
|
2013-10-23 17:17:26 -04:00
|
|
|
#include "misc.h"
|
2014-01-02 16:30:26 -05:00
|
|
|
#include "mpconfig.h"
|
2014-01-21 16:40:13 -05:00
|
|
|
#include "qstr.h"
|
2013-10-23 17:17:26 -04:00
|
|
|
#include "systick.h"
|
2014-01-02 16:30:26 -05:00
|
|
|
#include "obj.h"
|
|
|
|
#include "runtime.h"
|
2013-10-19 13:13:48 -04:00
|
|
|
#include "mma.h"
|
|
|
|
|
2014-01-02 16:30:26 -05:00
|
|
|
#define MMA_ADDR (0x4c)
|
|
|
|
|
2013-10-23 15:39:20 -04:00
|
|
|
void mma_init(void) {
|
2013-10-19 13:13:48 -04:00
|
|
|
RCC->APB1ENR |= RCC_APB1ENR_I2C1EN; // enable I2C1
|
2013-10-23 17:17:26 -04:00
|
|
|
|
2013-10-19 13:13:48 -04:00
|
|
|
//gpio_pin_init(GPIOB, 6 /* B6 is SCL */, 2 /* AF mode */, 1 /* open drain output */, 1 /* 25 MHz */, 0 /* no pull up or pull down */);
|
|
|
|
//gpio_pin_init(GPIOB, 7 /* B7 is SDA */, 2 /* AF mode */, 1 /* open drain output */, 1 /* 25 MHz */, 0 /* no pull up or pull down */);
|
|
|
|
//gpio_pin_af(GPIOB, 6, 4 /* AF 4 for I2C1 */);
|
|
|
|
//gpio_pin_af(GPIOB, 7, 4 /* AF 4 for I2C1 */);
|
|
|
|
// XXX untested GPIO init! (was above code)
|
2013-10-23 17:17:26 -04:00
|
|
|
|
2013-10-19 13:13:48 -04:00
|
|
|
GPIO_InitTypeDef GPIO_InitStructure;
|
2013-10-23 17:17:26 -04:00
|
|
|
|
|
|
|
// PB5 is connected to AVDD; pull high to enable MMA device
|
|
|
|
GPIOB->BSRRH = GPIO_Pin_5; // PB5 low to start with
|
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
|
|
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
|
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
|
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
|
|
|
GPIO_Init(GPIOB, &GPIO_InitStructure);
|
|
|
|
|
|
|
|
// PB6=SCL, PB7=SDA
|
2013-10-19 13:13:48 -04:00
|
|
|
GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6 | GPIO_Pin_7;
|
|
|
|
GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
|
|
|
|
GPIO_InitStructure.GPIO_OType = GPIO_OType_OD;
|
|
|
|
GPIO_InitStructure.GPIO_Speed = GPIO_Speed_25MHz;
|
2013-10-23 17:17:26 -04:00
|
|
|
GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
|
2013-10-19 13:13:48 -04:00
|
|
|
GPIO_Init(GPIOB, &GPIO_InitStructure);
|
2013-10-23 17:17:26 -04:00
|
|
|
|
|
|
|
// alternate functions for SCL and SDA
|
2013-10-19 13:13:48 -04:00
|
|
|
GPIO_PinAFConfig(GPIOB, GPIO_PinSource6, GPIO_AF_I2C1);
|
|
|
|
GPIO_PinAFConfig(GPIOB, GPIO_PinSource7, GPIO_AF_I2C1);
|
|
|
|
|
|
|
|
// get clock speeds
|
|
|
|
RCC_ClocksTypeDef rcc_clocks;
|
|
|
|
RCC_GetClocksFreq(&rcc_clocks);
|
|
|
|
|
|
|
|
// disable the I2C peripheral before we configure it
|
|
|
|
I2C1->CR1 &= ~I2C_CR1_PE;
|
|
|
|
|
|
|
|
// program peripheral input clock
|
|
|
|
I2C1->CR2 = 4; // no interrupts; 4 MHz (hopefully!) (could go up to 42MHz)
|
|
|
|
|
|
|
|
// configure clock control reg
|
|
|
|
uint32_t freq = rcc_clocks.PCLK1_Frequency / (100000 << 1); // want 100kHz, this is the formula for freq
|
|
|
|
I2C1->CCR = freq; // standard mode (speed), freq calculated as above
|
|
|
|
|
|
|
|
// configure rise time reg
|
|
|
|
I2C1->TRISE = (rcc_clocks.PCLK1_Frequency / 1000000) + 1; // formula for trise, gives maximum rise time
|
|
|
|
|
|
|
|
// enable the I2C peripheral
|
|
|
|
I2C1->CR1 |= I2C_CR1_PE;
|
|
|
|
|
2013-10-23 17:17:26 -04:00
|
|
|
// wait 20ms, then turn on AVDD, then wait 20ms again; this seems to work, but maybe can decrease delays
|
2013-10-23 19:22:27 -04:00
|
|
|
// doesn't work for soft reboot; 50ms doesn't work either...
|
2013-10-23 17:17:26 -04:00
|
|
|
sys_tick_delay_ms(20);
|
|
|
|
GPIOB->BSRRL = GPIO_Pin_5;
|
|
|
|
sys_tick_delay_ms(20);
|
|
|
|
|
2013-10-19 13:13:48 -04:00
|
|
|
// set START bit in CR1 to generate a start cond!
|
2014-01-02 16:30:26 -05:00
|
|
|
|
|
|
|
// init the chip via I2C commands
|
|
|
|
mma_start(MMA_ADDR, 1);
|
|
|
|
mma_send_byte(0);
|
|
|
|
mma_stop();
|
|
|
|
|
|
|
|
/*
|
|
|
|
// read and print all 11 registers
|
|
|
|
mma_start(MMA_ADDR, 1);
|
|
|
|
mma_send_byte(0);
|
|
|
|
mma_restart(MMA_ADDR, 0);
|
|
|
|
for (int i = 0; i <= 0xa; i++) {
|
|
|
|
int data;
|
|
|
|
if (i == 0xa) {
|
|
|
|
data = mma_read_nack();
|
|
|
|
} else {
|
|
|
|
data = mma_read_ack();
|
|
|
|
}
|
|
|
|
printf(" %02x", data);
|
|
|
|
}
|
|
|
|
printf("\n");
|
|
|
|
*/
|
|
|
|
|
|
|
|
// put into active mode
|
|
|
|
mma_start(MMA_ADDR, 1);
|
|
|
|
mma_send_byte(7); // mode
|
|
|
|
mma_send_byte(1); // active mode
|
|
|
|
mma_stop();
|
|
|
|
|
|
|
|
/*
|
|
|
|
// infinite loop to read values
|
|
|
|
for (;;) {
|
|
|
|
sys_tick_delay_ms(500);
|
|
|
|
|
|
|
|
mma_start(MMA_ADDR, 1);
|
|
|
|
mma_send_byte(0);
|
|
|
|
mma_restart(MMA_ADDR, 0);
|
|
|
|
for (int i = 0; i <= 3; i++) {
|
|
|
|
int data;
|
|
|
|
if (i == 3) {
|
|
|
|
data = mma_read_nack();
|
|
|
|
printf(" %02x\n", data);
|
|
|
|
} else {
|
|
|
|
data = mma_read_ack() & 0x3f;
|
|
|
|
if (data & 0x20) {
|
|
|
|
data |= ~0x1f;
|
|
|
|
}
|
|
|
|
printf(" % 2d", data);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
*/
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
|
2013-10-23 15:39:20 -04:00
|
|
|
static uint32_t i2c_get_sr(void) {
|
2013-10-19 13:13:48 -04:00
|
|
|
// must read SR1 first, then SR2, as the read can clear some flags
|
|
|
|
uint32_t sr1 = I2C1->SR1;
|
|
|
|
uint32_t sr2 = I2C1->SR2;
|
|
|
|
return (sr2 << 16) | sr1;
|
|
|
|
}
|
|
|
|
|
|
|
|
void mma_restart(uint8_t addr, int write) {
|
|
|
|
// send start condition
|
|
|
|
I2C1->CR1 |= I2C_CR1_START;
|
|
|
|
|
|
|
|
// wait for BUSY, MSL and SB --> Slave has acknowledged start condition
|
2013-10-23 17:17:26 -04:00
|
|
|
uint32_t timeout = 1000000;
|
2013-10-19 13:13:48 -04:00
|
|
|
while ((i2c_get_sr() & 0x00030001) != 0x00030001) {
|
2013-10-23 17:17:26 -04:00
|
|
|
if (--timeout == 0) {
|
|
|
|
printf("timeout in mma_restart\n");
|
|
|
|
return;
|
|
|
|
}
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
if (write) {
|
|
|
|
// send address and write bit
|
|
|
|
I2C1->DR = (addr << 1) | 0;
|
|
|
|
// wait for BUSY, MSL, ADDR, TXE and TRA
|
2013-10-23 17:17:26 -04:00
|
|
|
timeout = 1000000;
|
2013-10-19 13:13:48 -04:00
|
|
|
while ((i2c_get_sr() & 0x00070082) != 0x00070082) {
|
2013-10-23 17:17:26 -04:00
|
|
|
if (--timeout == 0) {
|
|
|
|
printf("timeout in mma_restart write\n");
|
|
|
|
return;
|
|
|
|
}
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
} else {
|
|
|
|
// send address and read bit
|
|
|
|
I2C1->DR = (addr << 1) | 1;
|
|
|
|
// wait for BUSY, MSL and ADDR flags
|
2013-10-23 17:17:26 -04:00
|
|
|
timeout = 1000000;
|
2013-10-19 13:13:48 -04:00
|
|
|
while ((i2c_get_sr() & 0x00030002) != 0x00030002) {
|
2013-10-23 17:17:26 -04:00
|
|
|
if (--timeout == 0) {
|
|
|
|
printf("timeout in mma_restart read\n");
|
|
|
|
return;
|
|
|
|
}
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
void mma_start(uint8_t addr, int write) {
|
|
|
|
// wait until I2C is not busy
|
2013-10-23 17:17:26 -04:00
|
|
|
uint32_t timeout = 1000000;
|
2013-10-19 13:13:48 -04:00
|
|
|
while (I2C1->SR2 & I2C_SR2_BUSY) {
|
2013-10-23 17:17:26 -04:00
|
|
|
if (--timeout == 0) {
|
|
|
|
printf("timeout in mma_start\n");
|
|
|
|
return;
|
|
|
|
}
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
|
|
|
|
// do rest of start
|
|
|
|
mma_restart(addr, write);
|
|
|
|
}
|
|
|
|
|
|
|
|
void mma_send_byte(uint8_t data) {
|
|
|
|
// send byte
|
|
|
|
I2C1->DR = data;
|
|
|
|
// wait for TRA, BUSY, MSL, TXE and BTF (byte transmitted)
|
2013-10-23 17:17:26 -04:00
|
|
|
uint32_t timeout = 1000000;
|
2013-10-19 13:13:48 -04:00
|
|
|
while ((i2c_get_sr() & 0x00070084) != 0x00070084) {
|
2013-10-23 17:17:26 -04:00
|
|
|
if (--timeout == 0) {
|
|
|
|
printf("timeout in mma_send_byte\n");
|
|
|
|
return;
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2013-10-23 15:39:20 -04:00
|
|
|
uint8_t mma_read_ack(void) {
|
2013-10-19 13:13:48 -04:00
|
|
|
// enable ACK of received byte
|
|
|
|
I2C1->CR1 |= I2C_CR1_ACK;
|
|
|
|
// wait for BUSY, MSL and RXNE (byte received)
|
2013-10-23 17:17:26 -04:00
|
|
|
uint32_t timeout = 1000000;
|
2013-10-19 13:13:48 -04:00
|
|
|
while ((i2c_get_sr() & 0x00030040) != 0x00030040) {
|
2013-10-23 17:17:26 -04:00
|
|
|
if (--timeout == 0) {
|
|
|
|
printf("timeout in mma_read_ack\n");
|
|
|
|
break;
|
|
|
|
}
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
// read and return data
|
|
|
|
uint8_t data = I2C1->DR;
|
|
|
|
return data;
|
|
|
|
}
|
|
|
|
|
2013-10-23 15:39:20 -04:00
|
|
|
uint8_t mma_read_nack(void) {
|
2013-10-19 13:13:48 -04:00
|
|
|
// disable ACK of received byte (to indicate end of receiving)
|
|
|
|
I2C1->CR1 &= (uint16_t)~((uint16_t)I2C_CR1_ACK);
|
|
|
|
// last byte should apparently also generate a stop condition
|
|
|
|
I2C1->CR1 |= I2C_CR1_STOP;
|
|
|
|
// wait for BUSY, MSL and RXNE (byte received)
|
2013-10-23 17:17:26 -04:00
|
|
|
uint32_t timeout = 1000000;
|
2013-10-19 13:13:48 -04:00
|
|
|
while ((i2c_get_sr() & 0x00030040) != 0x00030040) {
|
2013-10-23 17:17:26 -04:00
|
|
|
if (--timeout == 0) {
|
|
|
|
printf("timeout in mma_read_nack\n");
|
|
|
|
break;
|
|
|
|
}
|
2013-10-19 13:13:48 -04:00
|
|
|
}
|
|
|
|
// read and return data
|
|
|
|
uint8_t data = I2C1->DR;
|
|
|
|
return data;
|
|
|
|
}
|
|
|
|
|
2013-10-23 15:39:20 -04:00
|
|
|
void mma_stop(void) {
|
2013-10-19 13:13:48 -04:00
|
|
|
// send stop condition
|
|
|
|
I2C1->CR1 |= I2C_CR1_STOP;
|
|
|
|
}
|
2014-01-02 16:30:26 -05:00
|
|
|
|
|
|
|
/******************************************************************************/
|
|
|
|
/* Micro Python bindings */
|
|
|
|
|
|
|
|
int mma_buf[12];
|
|
|
|
|
|
|
|
mp_obj_t pyb_mma_read(void) {
|
|
|
|
for (int i = 0; i <= 6; i += 3) {
|
|
|
|
mma_buf[0 + i] = mma_buf[0 + i + 3];
|
|
|
|
mma_buf[1 + i] = mma_buf[1 + i + 3];
|
|
|
|
mma_buf[2 + i] = mma_buf[2 + i + 3];
|
|
|
|
}
|
|
|
|
|
|
|
|
mma_start(MMA_ADDR, 1);
|
|
|
|
mma_send_byte(0);
|
|
|
|
mma_restart(MMA_ADDR, 0);
|
|
|
|
for (int i = 0; i <= 2; i++) {
|
|
|
|
int v = mma_read_ack() & 0x3f;
|
|
|
|
if (v & 0x20) {
|
|
|
|
v |= ~0x1f;
|
|
|
|
}
|
|
|
|
mma_buf[9 + i] = v;
|
|
|
|
}
|
|
|
|
int jolt_info = mma_read_nack();
|
|
|
|
|
|
|
|
mp_obj_t data[4];
|
|
|
|
data[0] = mp_obj_new_int(jolt_info);
|
|
|
|
data[1] = mp_obj_new_int(mma_buf[2] + mma_buf[5] + mma_buf[8] + mma_buf[11]);
|
|
|
|
data[2] = mp_obj_new_int(mma_buf[1] + mma_buf[4] + mma_buf[7] + mma_buf[10]);
|
|
|
|
data[3] = mp_obj_new_int(mma_buf[0] + mma_buf[3] + mma_buf[6] + mma_buf[9]);
|
|
|
|
|
|
|
|
return rt_build_tuple(4, data); // items in reverse order in data
|
|
|
|
}
|
|
|
|
|
|
|
|
MP_DEFINE_CONST_FUN_OBJ_0(pyb_mma_read_obj, pyb_mma_read);
|
|
|
|
|
|
|
|
mp_obj_t pyb_mma_read_all(void) {
|
|
|
|
mp_obj_t data[11];
|
|
|
|
mma_start(MMA_ADDR, 1);
|
|
|
|
mma_send_byte(0);
|
|
|
|
mma_restart(MMA_ADDR, 0);
|
|
|
|
for (int i = 0; i <= 9; i++) {
|
|
|
|
data[10 - i] = mp_obj_new_int(mma_read_ack());
|
|
|
|
}
|
|
|
|
data[0] = mp_obj_new_int(mma_read_nack());
|
|
|
|
|
|
|
|
return rt_build_tuple(11, data); // items in reverse order in data
|
|
|
|
}
|
|
|
|
|
|
|
|
MP_DEFINE_CONST_FUN_OBJ_0(pyb_mma_read_all_obj, pyb_mma_read_all);
|
|
|
|
|
|
|
|
mp_obj_t pyb_mma_write_mode(mp_obj_t o_int, mp_obj_t o_mode) {
|
|
|
|
mma_start(MMA_ADDR, 1);
|
|
|
|
mma_send_byte(6); // start at int
|
|
|
|
mma_send_byte(mp_obj_get_int(o_int));
|
|
|
|
mma_send_byte(mp_obj_get_int(o_mode));
|
|
|
|
mma_stop();
|
|
|
|
return mp_const_none;
|
|
|
|
}
|
|
|
|
|
|
|
|
MP_DEFINE_CONST_FUN_OBJ_2(pyb_mma_write_mode_obj, pyb_mma_write_mode);
|
|
|
|
|