djsundog
/
circuitpython
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
circuitpython/tests/pyb/uart.py.exp

21 lines
346 B
Plaintext
Raw Normal View History

tests: Add tests to create valid and invalid UART, I2C, SPI, CAN busses.
2015-05-28 06:06:12 -04:00
ValueError -1
ValueError 0
UART 1
UART 2
UART 3
UART 4
ValueError 5
UART 6
ValueError 7
UART XA
UART XB
UART YA
UART YB
ValueError Z
stmhal: Overhaul UART class to use read/write, and improve it. UART object now uses a stream-like interface: read, readall, readline, readinto, readchar, write, writechar. Timeouts are configured when the UART object is initialised, using timeout and timeout_char keyword args. The object includes optional read buffering, using interrupts. You can set the buffer size dynamically using read_buf_len keyword arg. A size of 0 disables buffering.
2014-10-11 12:57:10 -04:00
UART(1, baudrate=9600, bits=8, parity=None, stop=1, timeout=1000, timeout_char=0, read_buf_len=64)
tests: Update pyb/uart.py test since baudrate of 1200 is too low.
2015-02-26 19:40:08 -05:00
UART(1, baudrate=2400, bits=8, parity=None, stop=1, timeout=1000, timeout_char=0, read_buf_len=64)
stmhal: Overhaul UART class to use read/write, and improve it. UART object now uses a stream-like interface: read, readall, readline, readinto, readchar, write, writechar. Timeouts are configured when the UART object is initialised, using timeout and timeout_char keyword args. The object includes optional read buffering, using interrupts. You can set the buffer size dynamically using read_buf_len keyword arg. A size of 0 disables buffering.
2014-10-11 12:57:10 -04:00
False
3
4
None