circuitpython/ports/litex/hw/common.h

Ignoring revisions in .git-blame-ignore-revs. Click here to bypass and see the normal blame view.

28 lines
686 B
C
Raw Normal View History

#ifndef _HW_COMMON_H_
#define _HW_COMMON_H_
#include <stdint.h>
2021-03-15 09:57:36 -04:00
static inline void csr_writeb(uint8_t value, uint32_t addr) {
*((volatile uint8_t *)addr) = value;
}
2021-03-15 09:57:36 -04:00
static inline uint8_t csr_readb(uint32_t addr) {
return *(volatile uint8_t *)addr;
}
2021-03-15 09:57:36 -04:00
static inline void csr_writew(uint16_t value, uint32_t addr) {
*((volatile uint16_t *)addr) = value;
}
2021-03-15 09:57:36 -04:00
static inline uint16_t csr_readw(uint32_t addr) {
return *(volatile uint16_t *)addr;
}
2021-03-15 09:57:36 -04:00
static inline void csr_writel(uint32_t value, uint32_t addr) {
*((volatile uint32_t *)addr) = value;
}
2021-03-15 09:57:36 -04:00
static inline uint32_t csr_readl(uint32_t addr) {
return *(volatile uint32_t *)addr;
}
#endif /* _HW_COMMON_H_ */