circuitpython/shared-bindings/index.rst

15 lines
417 B
ReStructuredText
Raw Normal View History

Core Modules
========================================
These core modules are intended on being consistent across ports. Currently
they are only implemented in the SAMD21 and ESP8266 ports. A module may not exist
in a port if no underlying hardware support is present. For example, a
microcontroller without analog features will not have `analogio`.
.. toctree::
:glob:
:maxdepth: 3
*/__init__
help